Rocket Chip Generator
☆3,696Feb 25, 2026Updated this week
Alternatives and similar repositories for rocket-chip
Users that are interested in rocket-chip are comparing it to the libraries listed below
Sorting:
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,083Feb 5, 2026Updated 3 weeks ago
- Chisel: A Modern Hardware Design Language☆4,588Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,149Updated this week
- chisel tutorial exercises and answers☆747Jan 6, 2022Updated 4 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,828Updated this week
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,966Jun 27, 2024Updated last year
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,032Feb 11, 2026Updated 2 weeks ago
- educational microarchitectures for risc-v isa☆740Sep 1, 2025Updated 6 months ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,113Sep 10, 2024Updated last year
- Simple RISC-V 3-stage Pipeline in Chisel☆604Aug 9, 2024Updated last year
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆997Updated this week
- Support for Rocket Chip on Zynq FPGAs☆416Jan 29, 2019Updated 7 years ago
- Digital Design with Chisel☆898Updated this week
- A template project for beginning new Chisel work☆692Updated this week
- Spike, a RISC-V ISA Simulator☆3,024Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,190May 26, 2025Updated 9 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,774Feb 17, 2026Updated last week
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,814Mar 24, 2021Updated 4 years ago
- Open-source high-performance RISC-V processor☆6,875Updated this week
- The root repo for lowRISC project and FPGA demos.☆602Aug 3, 2023Updated 2 years ago
- VeeR EH1 core☆929May 29, 2023Updated 2 years ago
- Verilator open-source SystemVerilog simulator and lint system☆3,381Updated this week
- Scala based HDL☆1,928Feb 18, 2026Updated last week
- Yosys Open SYnthesis Suite☆4,305Updated this week
- Random instruction generator for RISC-V processor verification☆1,257Oct 1, 2025Updated 5 months ago
- RISC-V Tools (ISA Simulator and Tests)☆1,176Dec 22, 2022Updated 3 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,493Jan 7, 2026Updated last month
- An open-source microcontroller system based on RISC-V☆1,010Feb 6, 2024Updated 2 years ago
- Berkeley's Spatial Array Generator☆1,225Updated this week
- Comment on the rocket-chip source code☆179Oct 19, 2018Updated 7 years ago
- The Ultra-Low Power RISC-V Core☆1,738Aug 6, 2025Updated 6 months ago
- A Library of Chisel3 Tools for Digital Signal Processing☆244Apr 29, 2024Updated last year
- RTL, Cmodel, and testbench for NVDLA☆2,025Mar 2, 2022Updated 4 years ago
- GNU toolchain for RISC-V, including GCC☆4,381Feb 13, 2026Updated 2 weeks ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆963Nov 15, 2024Updated last year
- The OpenPiton Platform☆772Updated this week
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆222Jan 23, 2020Updated 6 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,500Feb 23, 2026Updated last week