Rocket Chip Generator
☆3,884Sep 13, 2026Updated 3 weeks ago
Alternatives and similar repositories for rocket-chip
Users that are interested in rocket-chip are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,257Updated this week
- Chisel: A Modern Hardware Design Language☆4,807Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,418Updated this week
- Source files for SiFive's Freedom platforms☆1,148Jul 17, 2026Updated 2 months ago
- chisel tutorial exercises and answers☆757Jan 6, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,154Updated this week
- Flexible Intermediate Representation for RTL☆747Aug 20, 2024Updated 2 years ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,163Sep 21, 2026Updated 3 weeks ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,391Sep 7, 2026Updated last month
- Open-source high-performance RISC-V processor☆7,300Updated this week
- educational microarchitectures for risc-v isa☆759Sep 1, 2025Updated last year
- Simple RISC-V 3-stage Pipeline in Chisel☆620Aug 9, 2024Updated 2 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,283Sep 27, 2026Updated 2 weeks ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,048Updated this week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Support for Rocket Chip on Zynq FPGAs☆424Jan 29, 2019Updated 7 years ago
- Digital Design with Chisel☆940Oct 5, 2026Updated last week
- A template project for beginning new Chisel work☆708Feb 24, 2026Updated 7 months ago
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,855Mar 24, 2021Updated 5 years ago
- Spike, a RISC-V ISA Simulator☆3,244Updated this week
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,097Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,310Oct 1, 2026Updated last week
- The root repo for lowRISC project and FPGA demos.☆601Aug 3, 2023Updated 3 years ago
- VeeR EH1 core☆970Jul 16, 2026Updated 2 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Berkeley's Spatial Array Generator☆1,504Updated this week
- OpenXuantie - OpenC910 Core☆1,479Jun 28, 2024Updated 2 years ago
- Comment on the rocket-chip source code☆179Oct 19, 2018Updated 7 years ago
- RISC-V Tools (ISA Simulator and Tests)☆1,195Dec 22, 2022Updated 3 years ago
- Verilator open-source SystemVerilog simulator and lint system☆4,006Updated this week
- Scala based HDL☆2,051Updated this week
- A Library of Chisel3 Tools for Digital Signal Processing☆250Apr 29, 2024Updated 2 years ago
- Random instruction generator for RISC-V processor verification☆1,364Sep 21, 2026Updated 3 weeks ago
- Yosys Open SYnthesis Suite☆4,800Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- GNU toolchain for RISC-V, including GCC☆4,638Aug 27, 2026Updated last month
- An open-source microcontroller system based on RISC-V☆1,070Feb 6, 2024Updated 2 years ago
- The Ultra-Low Power RISC-V Core☆1,937Sep 25, 2026Updated 2 weeks ago
- ☆392Aug 19, 2026Updated last month
- RTL, Cmodel, and testbench for NVDLA☆2,180Mar 2, 2022Updated 4 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,622Updated this week
- RISC-V Instruction Set Manual☆4,846Updated this week