chipsalliance / rocket-chipLinks
Rocket Chip Generator
☆3,585Updated last month
Alternatives and similar repositories for rocket-chip
Users that are interested in rocket-chip are comparing it to the libraries listed below
Sorting:
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,987Updated 5 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,999Updated 2 weeks ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,649Updated this week
- Chisel: A Modern Hardware Design Language☆4,448Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,897Updated last week
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,732Updated last year
- RISC-V Tools (ISA Simulator and Tests)☆1,166Updated 2 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,421Updated 3 months ago
- Scala based HDL☆1,859Updated 2 weeks ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,646Updated last month
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,069Updated last year
- chisel tutorial exercises and answers☆733Updated 3 years ago
- Spike, a RISC-V ISA Simulator☆2,867Updated this week
- Random instruction generator for RISC-V processor verification☆1,180Updated 3 weeks ago
- RISC-V CPU Core (RV32IM)☆1,554Updated 4 years ago
- A small, light weight, RISC CPU soft core☆1,468Updated 2 months ago
- educational microarchitectures for risc-v isa☆720Updated last month
- The Ultra-Low Power RISC-V Core☆1,628Updated 2 months ago
- RISC-V Cores, SoC platforms and SoCs☆897Updated 4 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,130Updated 5 months ago
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,769Updated 4 years ago
- Digital Design with Chisel☆867Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,136Updated this week
- SERV - The SErial RISC-V CPU☆1,659Updated last week
- An open-source microcontroller system based on RISC-V☆981Updated last year
- VeeR EH1 core☆901Updated 2 years ago
- OpenXuantie - OpenC910 Core☆1,335Updated last year
- Flexible Intermediate Representation for RTL☆748Updated last year
- Verilog library for ASIC and FPGA designers☆1,341Updated last year
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆967Updated 4 months ago