chipsalliance / rocket-chip
Rocket Chip Generator
☆3,350Updated this week
Alternatives and similar repositories for rocket-chip:
Users that are interested in rocket-chip are comparing it to the libraries listed below
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,808Updated last week
- Chisel: A Modern Hardware Design Language☆4,156Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,750Updated this week
- Source files for SiFive's Freedom platforms☆1,113Updated 3 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,665Updated last week
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,288Updated 7 months ago
- RISC-V Tools (ISA Simulator and Tests)☆1,151Updated 2 years ago
- The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux☆2,379Updated last week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,471Updated this week
- chisel tutorial exercises and answers☆710Updated 3 years ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,010Updated 5 months ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,207Updated this week
- Scala based HDL☆1,727Updated this week
- SERV - The SErial RISC-V CPU☆1,486Updated 3 weeks ago
- Flexible Intermediate Representation for RTL☆737Updated 6 months ago
- The Ultra-Low Power RISC-V Core☆1,401Updated 4 months ago
- RISC-V CPU Core (RV32IM)☆1,359Updated 3 years ago
- educational microarchitectures for risc-v isa☆700Updated 6 months ago
- A small, light weight, RISC CPU soft core☆1,359Updated 2 weeks ago
- RISC-V Cores, SoC platforms and SoCs☆859Updated 3 years ago
- Digital Design with Chisel☆802Updated 2 weeks ago
- VeeR EH1 core☆846Updated last year
- Spike, a RISC-V ISA Simulator☆2,580Updated this week
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆903Updated last month
- Verilog library for ASIC and FPGA designers☆1,248Updated 9 months ago
- GPGPU microprocessor architecture☆2,045Updated 3 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,010Updated last week
- OpenXuantie - OpenC910 Core☆1,218Updated 7 months ago
- Yosys Open SYnthesis Suite☆3,646Updated this week
- Random instruction generator for RISC-V processor verification☆1,065Updated 2 weeks ago