chipsalliance / rocket-chip
Rocket Chip Generator
☆3,165Updated last week
Related projects: ⓘ
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,684Updated last month
- Chisel: A Modern Hardware Design Language☆3,914Updated this week
- The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux☆2,213Updated last week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,572Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,419Updated last week
- Source files for SiFive's Freedom platforms☆1,107Updated 3 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,053Updated 2 months ago
- RISC-V Tools (ISA Simulator and Tests)☆1,141Updated last year
- Scala based HDL☆1,613Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,338Updated this week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,075Updated this week
- chisel tutorial exercises and answers☆688Updated 2 years ago
- Spike, a RISC-V ISA Simulator☆2,362Updated this week
- Generator Bootcamp Material: Learn Chisel the Right Way☆959Updated last week
- RISC-V CPU Core (RV32IM)☆1,199Updated 3 years ago
- A small, light weight, RISC CPU soft core☆1,268Updated 3 weeks ago
- Verilator open-source SystemVerilog simulator and lint system☆2,448Updated this week
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,603Updated 3 years ago
- RISC-V Cores, SoC platforms and SoCs☆821Updated 3 years ago
- educational microarchitectures for risc-v isa☆674Updated last month
- OpenXuantie - OpenC910 Core☆1,135Updated 2 months ago
- An open-source microcontroller system based on RISC-V☆873Updated 7 months ago
- Yosys Open SYnthesis Suite☆3,379Updated this week
- GPGPU microprocessor architecture☆1,985Updated 4 months ago
- The Ultra-Low Power RISC-V Core☆1,202Updated 2 weeks ago
- Flexible Intermediate Representation for RTL☆720Updated 3 weeks ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆926Updated 2 months ago
- ☆873Updated last week
- VeeR EH1 core☆810Updated last year
- Random instruction generator for RISC-V processor verification☆997Updated 3 weeks ago