Rocket Chip Generator
☆3,870Sep 13, 2026Updated last week
Alternatives and similar repositories for rocket-chip
Users that are interested in rocket-chip are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,241Sep 11, 2026Updated last week
- Chisel: A Modern Hardware Design Language☆4,786Sep 11, 2026Updated last week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,392Sep 13, 2026Updated last week
- Source files for SiFive's Freedom platforms☆1,147Jul 17, 2026Updated 2 months ago
- chisel tutorial exercises and answers☆756Jan 6, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,125Updated this week
- Flexible Intermediate Representation for RTL☆746Aug 20, 2024Updated 2 years ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,158Sep 10, 2024Updated 2 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,383Sep 7, 2026Updated 2 weeks ago
- Open-source high-performance RISC-V processor☆7,271Updated this week
- educational microarchitectures for risc-v isa☆754Sep 1, 2025Updated last year
- Simple RISC-V 3-stage Pipeline in Chisel☆619Aug 9, 2024Updated 2 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,268Updated this week
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,042Sep 10, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Support for Rocket Chip on Zynq FPGAs☆424Jan 29, 2019Updated 7 years ago
- A template project for beginning new Chisel work☆708Feb 24, 2026Updated 6 months ago
- Digital Design with Chisel☆940Updated this week
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,854Mar 24, 2021Updated 5 years ago
- Spike, a RISC-V ISA Simulator☆3,233Updated this week
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,063Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,293Aug 26, 2026Updated 3 weeks ago
- The root repo for lowRISC project and FPGA demos.☆601Aug 3, 2023Updated 3 years ago
- VeeR EH1 core☆969Jul 16, 2026Updated 2 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Berkeley's Spatial Array Generator☆1,476Updated this week
- OpenXuantie - OpenC910 Core☆1,478Jun 28, 2024Updated 2 years ago
- Comment on the rocket-chip source code☆179Oct 19, 2018Updated 7 years ago
- RISC-V Tools (ISA Simulator and Tests)☆1,195Dec 22, 2022Updated 3 years ago
- Verilator open-source SystemVerilog simulator and lint system☆3,945Updated this week
- Scala based HDL☆2,040Updated this week
- A Library of Chisel3 Tools for Digital Signal Processing☆250Apr 29, 2024Updated 2 years ago
- Random instruction generator for RISC-V processor verification☆1,357Updated this week
- Yosys Open SYnthesis Suite☆4,764Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- GNU toolchain for RISC-V, including GCC☆4,615Aug 27, 2026Updated 3 weeks ago
- An open-source microcontroller system based on RISC-V☆1,067Feb 6, 2024Updated 2 years ago
- The Ultra-Low Power RISC-V Core☆1,922Aug 6, 2025Updated last year
- ☆393Aug 19, 2026Updated last month
- RTL, Cmodel, and testbench for NVDLA☆2,163Mar 2, 2022Updated 4 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,609Sep 4, 2026Updated 2 weeks ago
- RISC-V Instruction Set Manual☆4,817Updated this week