chipsalliance / rocket-chip
Rocket Chip Generator
☆3,261Updated last week
Related projects ⓘ
Alternatives and complementary repositories for rocket-chip
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,746Updated last month
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,654Updated this week
- Source files for SiFive's Freedom platforms☆1,114Updated 3 years ago
- Chisel: A Modern Hardware Design Language☆3,998Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,514Updated this week
- The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux☆2,291Updated this week
- Generator Bootcamp Material: Learn Chisel the Right Way☆981Updated 2 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,150Updated 4 months ago
- chisel tutorial exercises and answers☆696Updated 2 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,381Updated this week
- Scala based HDL☆1,669Updated this week
- educational microarchitectures for risc-v isa☆688Updated 3 months ago
- OpenXuantie - OpenC910 Core☆1,166Updated 4 months ago
- Digital Design with Chisel☆771Updated 2 weeks ago
- RISC-V Tools (ISA Simulator and Tests)☆1,144Updated last year
- The Ultra-Low Power RISC-V Core☆1,281Updated last month
- A small, light weight, RISC CPU soft core☆1,304Updated last month
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,124Updated last week
- Flexible Intermediate Representation for RTL☆731Updated 3 months ago
- RISC-V Cores, SoC platforms and SoCs☆839Updated 3 years ago
- VeeR EH1 core☆822Updated last year
- An open-source microcontroller system based on RISC-V☆898Updated 9 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆966Updated 4 months ago
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,633Updated 3 years ago
- RISC-V CPU Core (RV32IM)☆1,272Updated 3 years ago
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆850Updated 2 weeks ago
- 32-bit Superscalar RISC-V CPU☆865Updated 3 years ago
- SERV - The SErial RISC-V CPU☆1,442Updated last week
- Random instruction generator for RISC-V processor verification☆1,026Updated 2 months ago
- GPGPU microprocessor architecture☆2,008Updated last week