Rocket Chip Generator
☆3,854Jun 2, 2026Updated 2 months ago
Alternatives and similar repositories for rocket-chip
Users that are interested in rocket-chip are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,227Updated this week
- Chisel: A Modern Hardware Design Language☆4,768Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,371Aug 19, 2026Updated last week
- Source files for SiFive's Freedom platforms☆1,147Jul 17, 2026Updated last month
- chisel tutorial exercises and answers☆757Jan 6, 2022Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,087Updated this week
- Flexible Intermediate Representation for RTL☆747Aug 20, 2024Updated 2 years ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,150Sep 10, 2024Updated last year
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,369Jul 31, 2026Updated last month
- Open-source high-performance RISC-V processor☆7,227Updated this week
- educational microarchitectures for risc-v isa☆754Sep 1, 2025Updated 11 months ago
- Simple RISC-V 3-stage Pipeline in Chisel☆619Aug 9, 2024Updated 2 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,237Updated this week
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,037Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Support for Rocket Chip on Zynq FPGAs☆423Jan 29, 2019Updated 7 years ago
- A template project for beginning new Chisel work☆707Feb 24, 2026Updated 6 months ago
- Digital Design with Chisel☆929Jul 21, 2026Updated last month
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,851Mar 24, 2021Updated 5 years ago
- Spike, a RISC-V ISA Simulator☆3,211Updated this week
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,031Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,280Updated this week
- The root repo for lowRISC project and FPGA demos.☆601Aug 3, 2023Updated 3 years ago
- VeeR EH1 core☆966Jul 16, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Berkeley's Spatial Array Generator☆1,442Jun 30, 2026Updated 2 months ago
- OpenXuantie - OpenC910 Core☆1,472Jun 28, 2024Updated 2 years ago
- Comment on the rocket-chip source code☆179Oct 19, 2018Updated 7 years ago
- RISC-V Tools (ISA Simulator and Tests)☆1,194Dec 22, 2022Updated 3 years ago
- Verilator open-source SystemVerilog simulator and lint system☆3,890Updated this week
- Scala based HDL☆2,031Aug 12, 2026Updated 2 weeks ago
- A Library of Chisel3 Tools for Digital Signal Processing☆250Apr 29, 2024Updated 2 years ago
- Random instruction generator for RISC-V processor verification☆1,350Apr 3, 2026Updated 4 months ago
- Yosys Open SYnthesis Suite☆4,721Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- GNU toolchain for RISC-V, including GCC☆4,596Updated this week
- The Ultra-Low Power RISC-V Core☆1,906Aug 6, 2025Updated last year
- An open-source microcontroller system based on RISC-V☆1,063Feb 6, 2024Updated 2 years ago
- ☆390Aug 19, 2026Updated last week
- RTL, Cmodel, and testbench for NVDLA☆2,143Mar 2, 2022Updated 4 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,603Updated this week
- RISC-V Instruction Set Manual☆4,796Updated this week