Rocket Chip Generator
☆3,840Jun 2, 2026Updated 2 months ago
Alternatives and similar repositories for rocket-chip
Users that are interested in rocket-chip are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,214Updated this week
- Chisel: A Modern Hardware Design Language☆4,754Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,353Jul 29, 2026Updated 2 weeks ago
- Source files for SiFive's Freedom platforms☆1,145Jul 17, 2026Updated 3 weeks ago
- chisel tutorial exercises and answers☆757Jan 6, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,062Updated this week
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,148Sep 10, 2024Updated last year
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,321Jul 31, 2026Updated last week
- Open-source high-performance RISC-V processor☆7,186Updated this week
- educational microarchitectures for risc-v isa☆753Sep 1, 2025Updated 11 months ago
- Simple RISC-V 3-stage Pipeline in Chisel☆619Aug 9, 2024Updated 2 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,220Feb 11, 2026Updated 6 months ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,032Jun 26, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Support for Rocket Chip on Zynq FPGAs☆422Jan 29, 2019Updated 7 years ago
- A template project for beginning new Chisel work☆707Feb 24, 2026Updated 5 months ago
- Digital Design with Chisel☆925Jul 21, 2026Updated 3 weeks ago
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,850Mar 24, 2021Updated 5 years ago
- Spike, a RISC-V ISA Simulator☆3,192Updated this week
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,005Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,274May 29, 2026Updated 2 months ago
- The root repo for lowRISC project and FPGA demos.☆602Aug 3, 2023Updated 3 years ago
- VeeR EH1 core☆960Jul 16, 2026Updated 3 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Berkeley's Spatial Array Generator☆1,422Jun 30, 2026Updated last month
- OpenXuantie - OpenC910 Core☆1,462Jun 28, 2024Updated 2 years ago
- Comment on the rocket-chip source code☆179Oct 19, 2018Updated 7 years ago
- RISC-V Tools (ISA Simulator and Tests)☆1,194Dec 22, 2022Updated 3 years ago
- Verilator open-source SystemVerilog simulator and lint system☆3,838Updated this week
- Scala based HDL☆2,026Updated this week
- A Library of Chisel3 Tools for Digital Signal Processing☆249Apr 29, 2024Updated 2 years ago
- Random instruction generator for RISC-V processor verification☆1,340Apr 3, 2026Updated 4 months ago
- Yosys Open SYnthesis Suite☆4,662Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- GNU toolchain for RISC-V, including GCC☆4,585Jul 15, 2026Updated 3 weeks ago
- The Ultra-Low Power RISC-V Core☆1,895Aug 6, 2025Updated last year
- An open-source microcontroller system based on RISC-V☆1,057Feb 6, 2024Updated 2 years ago
- ☆389Jun 14, 2026Updated last month
- RTL, Cmodel, and testbench for NVDLA☆2,136Mar 2, 2022Updated 4 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,598May 12, 2026Updated 3 months ago
- RISC-V Instruction Set Manual☆4,753Updated this week