Rocket Chip Generator
☆3,722Feb 25, 2026Updated 3 weeks ago
Alternatives and similar repositories for rocket-chip
Users that are interested in rocket-chip are comparing it to the libraries listed below
Sorting:
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,111Mar 11, 2026Updated last week
- Chisel: A Modern Hardware Design Language☆4,611Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,183Updated this week
- chisel tutorial exercises and answers☆748Jan 6, 2022Updated 4 years ago
- Flexible Intermediate Representation for RTL☆749Aug 20, 2024Updated last year
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,851Updated this week
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,121Sep 10, 2024Updated last year
- educational microarchitectures for risc-v isa☆740Sep 1, 2025Updated 6 months ago
- Simple RISC-V 3-stage Pipeline in Chisel☆604Aug 9, 2024Updated last year
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,024Jun 27, 2024Updated last year
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,003Mar 9, 2026Updated last week
- Support for Rocket Chip on Zynq FPGAs☆419Jan 29, 2019Updated 7 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,075Feb 11, 2026Updated last month
- A template project for beginning new Chisel work☆695Feb 24, 2026Updated 3 weeks ago
- Digital Design with Chisel☆899Mar 13, 2026Updated last week
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,827Mar 24, 2021Updated 4 years ago
- Open-source high-performance RISC-V processor☆6,904Updated this week
- Spike, a RISC-V ISA Simulator☆3,045Updated this week
- The root repo for lowRISC project and FPGA demos.☆600Aug 3, 2023Updated 2 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,197May 26, 2025Updated 9 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,804Feb 17, 2026Updated last month
- VeeR EH1 core☆931May 29, 2023Updated 2 years ago
- RISC-V Tools (ISA Simulator and Tests)☆1,182Dec 22, 2022Updated 3 years ago
- Comment on the rocket-chip source code☆179Oct 19, 2018Updated 7 years ago
- Verilator open-source SystemVerilog simulator and lint system☆3,439Updated this week
- A Library of Chisel3 Tools for Digital Signal Processing☆245Apr 29, 2024Updated last year
- Berkeley's Spatial Array Generator☆1,251Updated this week
- Random instruction generator for RISC-V processor verification☆1,265Mar 5, 2026Updated 2 weeks ago
- An open-source microcontroller system based on RISC-V☆1,017Feb 6, 2024Updated 2 years ago
- The Ultra-Low Power RISC-V Core☆1,774Aug 6, 2025Updated 7 months ago
- GNU toolchain for RISC-V, including GCC☆4,409Mar 13, 2026Updated last week
- Scala based HDL☆1,935Mar 16, 2026Updated last week
- Yosys Open SYnthesis Suite☆4,348Updated this week
- RTL, Cmodel, and testbench for NVDLA☆2,031Mar 2, 2022Updated 4 years ago
- RISC-V SoC designed by students in UCAS☆1,516Jan 14, 2026Updated 2 months ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,501Jan 7, 2026Updated 2 months ago
- OpenXuantie - OpenC910 Core☆1,397Jun 28, 2024Updated last year
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆222Jan 23, 2020Updated 6 years ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆233Aug 19, 2024Updated last year