Rocket Chip Generator
☆3,821Jun 2, 2026Updated last month
Alternatives and similar repositories for rocket-chip
Users that are interested in rocket-chip are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Chisel: A Modern Hardware Design Language☆4,731Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,338Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,199Updated this week
- Source files for SiFive's Freedom platforms☆1,145Updated this week
- chisel tutorial exercises and answers☆755Jan 6, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,026Updated this week
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,142Sep 10, 2024Updated last year
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,270Jun 27, 2024Updated 2 years ago
- Open-source high-performance RISC-V processor☆7,151Updated this week
- educational microarchitectures for risc-v isa☆752Sep 1, 2025Updated 10 months ago
- Simple RISC-V 3-stage Pipeline in Chisel☆617Aug 9, 2024Updated last year
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,197Feb 11, 2026Updated 5 months ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,028Jun 26, 2026Updated 3 weeks ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Support for Rocket Chip on Zynq FPGAs☆422Jan 29, 2019Updated 7 years ago
- A template project for beginning new Chisel work☆704Feb 24, 2026Updated 4 months ago
- Digital Design with Chisel☆922Updated this week
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,847Mar 24, 2021Updated 5 years ago
- Spike, a RISC-V ISA Simulator☆3,177Jul 14, 2026Updated last week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,980Jul 14, 2026Updated last week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,267May 29, 2026Updated last month
- The root repo for lowRISC project and FPGA demos.☆602Aug 3, 2023Updated 2 years ago
- VeeR EH1 core☆956Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Berkeley's Spatial Array Generator☆1,402Jun 30, 2026Updated 3 weeks ago
- OpenXuantie - OpenC910 Core☆1,457Jun 28, 2024Updated 2 years ago
- Comment on the rocket-chip source code☆179Oct 19, 2018Updated 7 years ago
- RISC-V Tools (ISA Simulator and Tests)☆1,193Dec 22, 2022Updated 3 years ago
- Verilator open-source SystemVerilog simulator and lint system☆3,756Updated this week
- Scala based HDL☆2,020Updated this week
- A Library of Chisel3 Tools for Digital Signal Processing☆248Apr 29, 2024Updated 2 years ago
- Random instruction generator for RISC-V processor verification☆1,326Apr 3, 2026Updated 3 months ago
- Yosys Open SYnthesis Suite☆4,613Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- GNU toolchain for RISC-V, including GCC☆4,567Jul 15, 2026Updated last week
- An open-source microcontroller system based on RISC-V☆1,055Feb 6, 2024Updated 2 years ago
- The Ultra-Low Power RISC-V Core☆1,888Aug 6, 2025Updated 11 months ago
- ☆386Jun 14, 2026Updated last month
- RTL, Cmodel, and testbench for NVDLA☆2,123Mar 2, 2022Updated 4 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,588May 12, 2026Updated 2 months ago
- RISC-V Instruction Set Manual☆4,726Updated this week