chipsalliance / rocket-chipLinks
Rocket Chip Generator
☆3,650Updated this week
Alternatives and similar repositories for rocket-chip
Users that are interested in rocket-chip are comparing it to the libraries listed below
Sorting:
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,040Updated 3 weeks ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,082Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,951Updated 2 weeks ago
- RISC-V Tools (ISA Simulator and Tests)☆1,172Updated 3 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,856Updated last year
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,733Updated last week
- Chisel: A Modern Hardware Design Language☆4,517Updated this week
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,095Updated last year
- Scala based HDL☆1,897Updated last week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,712Updated last week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,459Updated 5 months ago
- chisel tutorial exercises and answers☆739Updated 3 years ago
- Spike, a RISC-V ISA Simulator☆2,979Updated this week
- Random instruction generator for RISC-V processor verification☆1,227Updated 2 months ago
- The Ultra-Low Power RISC-V Core☆1,683Updated 4 months ago
- OpenXuantie - OpenC910 Core☆1,362Updated last year
- RISC-V CPU Core (RV32IM)☆1,604Updated 4 years ago
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,795Updated 4 years ago
- ☆1,098Updated 3 weeks ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,153Updated 7 months ago
- educational microarchitectures for risc-v isa☆728Updated 3 months ago
- Verilator open-source SystemVerilog simulator and lint system☆3,261Updated this week
- 32-bit Superscalar RISC-V CPU☆1,160Updated 4 years ago
- Digital Design with Chisel☆889Updated last month
- An open-source microcontroller system based on RISC-V☆997Updated last year
- RISC-V Cores, SoC platforms and SoCs☆907Updated 4 years ago
- Flexible Intermediate Representation for RTL☆749Updated last year
- VeeR EH1 core☆915Updated 2 years ago
- Working draft of the proposed RISC-V V vector extension☆1,060Updated last year
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆1,031Updated 3 weeks ago