chipsalliance / rocket-chipLinks
Rocket Chip Generator
☆3,566Updated last month
Alternatives and similar repositories for rocket-chip
Users that are interested in rocket-chip are comparing it to the libraries listed below
Sorting:
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,979Updated 5 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,981Updated last week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,628Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,886Updated 3 months ago
- Chisel: A Modern Hardware Design Language☆4,426Updated this week
- RISC-V Tools (ISA Simulator and Tests)☆1,167Updated 2 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,703Updated last year
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,635Updated 2 weeks ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,068Updated last year
- Spike, a RISC-V ISA Simulator☆2,846Updated this week
- chisel tutorial exercises and answers☆735Updated 3 years ago
- Scala based HDL☆1,854Updated last week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,416Updated 2 months ago
- OpenXuantie - OpenC910 Core☆1,326Updated last year
- Random instruction generator for RISC-V processor verification☆1,175Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,123Updated 4 months ago
- RISC-V CPU Core (RV32IM)☆1,547Updated 4 years ago
- The Ultra-Low Power RISC-V Core☆1,617Updated 2 months ago
- RISC-V Cores, SoC platforms and SoCs☆895Updated 4 years ago
- An open-source microcontroller system based on RISC-V☆976Updated last year
- Digital Design with Chisel☆861Updated this week
- ☆1,060Updated 3 months ago
- educational microarchitectures for risc-v isa☆719Updated last month
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,768Updated 4 years ago
- 32-bit Superscalar RISC-V CPU☆1,100Updated 4 years ago
- VeeR EH1 core☆898Updated 2 years ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆967Updated 3 months ago
- A small, light weight, RISC CPU soft core☆1,466Updated last month
- Flexible Intermediate Representation for RTL☆748Updated last year
- Working draft of the proposed RISC-V V vector extension☆1,046Updated last year