Alternatives and similar repositories for rocket-chip:

Users that are interested in rocket-chip are comparing it to the libraries listed below

• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆1,847Updated this week
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆1,792Updated this week
• chipsalliance / chisel
  Chisel: A Modern Hardware Design Language
  ☆4,204Updated this week
• openhwgroup / cva6
  The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
  ☆2,413Updated this week
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,699Updated last month
• ucb-bar / chisel-tutorial
  chisel tutorial exercises and answers
  ☆714Updated 3 years ago
• darklife / darkriscv
  opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
  ☆2,247Updated this week
• YosysHQ / picorv32
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆3,370Updated 8 months ago
• freechipsproject / chisel-bootcamp
  Generator Bootcamp Material: Learn Chisel the Right Way
  ☆1,016Updated 6 months ago
• riscv-software-src / riscv-tools
  RISC-V Tools (ISA Simulator and Tests)
  ☆1,158Updated 2 years ago
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,494Updated 3 weeks ago
• riscvarchive / riscv-cores-list
  RISC-V Cores, SoC platforms and SoCs
  ☆867Updated 3 years ago
• SpinalHDL / SpinalHDL
  Scala based HDL
  ☆1,750Updated this week
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆710Updated 2 weeks ago
• riscv-mcu / e203_hbirdv2
  The Ultra-Low Power RISC-V Core
  ☆1,441Updated 5 months ago
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,368Updated last month
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆818Updated this week
• riscv-software-src / riscv-isa-sim
  Spike, a RISC-V ISA Simulator
  ☆2,622Updated this week
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,028Updated last month
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆972Updated 3 years ago
• riscv-software-src / riscv-tests
  ☆957Updated 3 weeks ago
• pulp-platform / pulpino
  An open-source microcontroller system based on RISC-V
  ☆943Updated last year
• chipsalliance / firrtl
  Flexible Intermediate Representation for RTL
  ☆738Updated 7 months ago
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,261Updated 10 months ago
• SI-RISCV / e200_opensource
  Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2
  ☆2,686Updated 4 years ago
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆862Updated last year
• XUANTIE-RV / openc910
  OpenXuantie - OpenC910 Core
  ☆1,237Updated 8 months ago
• eugene-tarassov / vivado-risc-v
  Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
  ☆919Updated 2 weeks ago
• jbush001 / NyuziProcessor
  GPGPU microprocessor architecture
  ☆2,051Updated 4 months ago
• ultraembedded / riscv
  RISC-V CPU Core (RV32IM)
  ☆1,398Updated 3 years ago