Rocket Chip Generator
☆3,792Jun 2, 2026Updated last week
Alternatives and similar repositories for rocket-chip
Users that are interested in rocket-chip are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,174Mar 11, 2026Updated 3 months ago
- Chisel: A Modern Hardware Design Language☆4,680Jun 4, 2026Updated last week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,280Jun 3, 2026Updated last week
- chisel tutorial exercises and answers☆753Jan 6, 2022Updated 4 years ago
- Flexible Intermediate Representation for RTL☆750Aug 20, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,138Sep 10, 2024Updated last year
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,960Updated this week
- educational microarchitectures for risc-v isa☆748Sep 1, 2025Updated 9 months ago
- Simple RISC-V 3-stage Pipeline in Chisel☆612Aug 9, 2024Updated last year
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,203Jun 27, 2024Updated last year
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,019Updated this week
- Support for Rocket Chip on Zynq FPGAs☆422Jan 29, 2019Updated 7 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,159Feb 11, 2026Updated 4 months ago
- Digital Design with Chisel☆920Apr 30, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A template project for beginning new Chisel work☆701Feb 24, 2026Updated 3 months ago
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,845Mar 24, 2021Updated 5 years ago
- Open-source high-performance RISC-V processor☆7,068Updated this week
- Spike, a RISC-V ISA Simulator☆3,136Jun 1, 2026Updated last week
- The root repo for lowRISC project and FPGA demos.☆600Aug 3, 2023Updated 2 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,243May 29, 2026Updated 2 weeks ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,907Jun 3, 2026Updated last week
- VeeR EH1 core☆949May 29, 2023Updated 3 years ago
- RISC-V Tools (ISA Simulator and Tests)☆1,192Dec 22, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Comment on the rocket-chip source code☆179Oct 19, 2018Updated 7 years ago
- Verilator open-source SystemVerilog simulator and lint system☆3,654Jun 4, 2026Updated last week
- A Library of Chisel3 Tools for Digital Signal Processing☆249Apr 29, 2024Updated 2 years ago
- Berkeley's Spatial Array Generator☆1,342Updated this week
- Random instruction generator for RISC-V processor verification☆1,310Apr 3, 2026Updated 2 months ago
- An open-source microcontroller system based on RISC-V☆1,040Feb 6, 2024Updated 2 years ago
- The Ultra-Low Power RISC-V Core☆1,856Aug 6, 2025Updated 10 months ago
- GNU toolchain for RISC-V, including GCC☆4,520Updated this week
- Scala based HDL☆1,996Jun 2, 2026Updated last week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Yosys Open SYnthesis Suite☆4,513Updated this week
- RTL, Cmodel, and testbench for NVDLA☆2,102Mar 2, 2022Updated 4 years ago
- RISC-V SoC designed by students in UCAS☆1,532Jun 5, 2026Updated last week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,568May 12, 2026Updated last month
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆223Jan 23, 2020Updated 6 years ago
- OpenXuantie - OpenC910 Core☆1,442Jun 28, 2024Updated last year
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆235Aug 19, 2024Updated last year