Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2
☆2,851Mar 24, 2021Updated 5 years ago
Alternatives and similar repositories for e200_opensource
Users that are interested in e200_opensource are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The Ultra-Low Power RISC-V Core☆1,905Aug 6, 2025Updated last year
- IC design and development should be faster，simpler and more reliable☆2,013Dec 31, 2021Updated 4 years ago
- Deprecated, please go to https://github.com/riscv-mcu/hbird-sdk/☆115Mar 24, 2021Updated 5 years ago
- Rocket Chip Generator☆3,852Jun 2, 2026Updated 2 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,366Jul 31, 2026Updated 3 weeks ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,601May 12, 2026Updated 3 months ago
- RISC-V Tools (ISA Simulator and Tests)☆1,194Dec 22, 2022Updated 3 years ago
- Source files for SiFive's Freedom platforms☆1,147Jul 17, 2026Updated last month
- RISC-V SoC designed by students in UCAS☆1,545Aug 18, 2026Updated last week
- RTL, Cmodel, and testbench for NVDLA☆2,141Mar 2, 2022Updated 4 years ago
- Chisel: A Modern Hardware Design Language☆4,764Updated this week
- Open-source high-performance RISC-V processor☆7,224Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,232Feb 11, 2026Updated 6 months ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,226Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- OpenXuantie - OpenC910 Core☆1,471Jun 28, 2024Updated 2 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,086Updated this week
- VeeR EH1 core☆964Jul 16, 2026Updated last month
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,150Sep 10, 2024Updated last year
- Must-have verilog systemverilog modules☆2,015Mar 12, 2026Updated 5 months ago
- OpenSource HummingBird RISC-V Software Development Kit☆178Dec 5, 2023Updated 2 years ago
- RISC-V CPU Core (RV32IM)☆1,771Sep 18, 2021Updated 4 years ago
- A very simple and easy to understand RISC-V core.☆1,511Nov 9, 2023Updated 2 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,278Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- An open-source microcontroller system based on RISC-V☆1,062Feb 6, 2024Updated 2 years ago
- Verilog AXI components for FPGA implementation☆2,121Feb 27, 2025Updated last year
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,029Aug 20, 2026Updated last week
- LicheeTang 蜂鸟E203 Core☆204Jul 10, 2019Updated 7 years ago
- 为推广RISC-V尽些薄力☆311Jun 22, 2023Updated 3 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,369Aug 19, 2026Updated last week
- A small, light weight, RISC CPU soft core☆1,577Aug 19, 2026Updated last week
- RISC-V Cores, SoC platforms and SoCs☆927Mar 26, 2021Updated 5 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆999Nov 15, 2024Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,668Updated this week
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆383Jul 12, 2017Updated 9 years ago
- GNU toolchain for RISC-V, including GCC☆4,595Updated this week
- Random instruction generator for RISC-V processor verification☆1,350Apr 3, 2026Updated 4 months ago
- AMBA bus lecture material☆552Jan 21, 2020Updated 6 years ago
- ☆126Jul 2, 2022Updated 4 years ago
- 32-bit Superscalar RISC-V CPU☆1,296Sep 18, 2021Updated 4 years ago