SI-RISCV / e200_opensourceLinks
Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2
☆2,739Updated 4 years ago
Alternatives and similar repositories for e200_opensource
Users that are interested in e200_opensource are comparing it to the libraries listed below
Sorting:
- The Ultra-Low Power RISC-V Core☆1,540Updated 9 months ago
- IC design and development should be faster,simpler and more reliable☆1,964Updated 3 years ago
- RISC-V Tools (ISA Simulator and Tests)☆1,170Updated 2 years ago
- Rocket Chip Generator☆3,489Updated last month
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,050Updated 10 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,569Updated last year
- Must-have verilog systemverilog modules☆1,806Updated 3 months ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,934Updated 2 months ago
- RISC-V CPU Core (RV32IM)☆1,496Updated 3 years ago
- OpenXuantie - OpenC910 Core☆1,287Updated last year
- RISC-V Cores, SoC platforms and SoCs☆893Updated 4 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,362Updated last week
- A very simple and easy to understand RISC-V core.☆1,272Updated last year
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆971Updated 2 weeks ago
- RISC-V SoC designed by students in UCAS☆1,468Updated 6 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,893Updated last week
- Random instruction generator for RISC-V processor verification☆1,136Updated last month
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,581Updated last week
- 32-bit Superscalar RISC-V CPU☆1,053Updated 3 years ago
- The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux☆2,543Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,817Updated last week
- Verilog AXI components for FPGA implementation☆1,762Updated 4 months ago
- chisel tutorial exercises and answers☆736Updated 3 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,090Updated last month
- Digital Design with Chisel☆845Updated last week
- RTL, Cmodel, and testbench for NVDLA☆1,907Updated 3 years ago
- 关于RISC-V你所需要知道的一切☆562Updated 2 years ago
- Scala based HDL☆1,819Updated this week
- VeeR EH1 core☆884Updated 2 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,321Updated this week