SI-RISCV / e200_opensourceLinks
Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2
☆2,769Updated 4 years ago
Alternatives and similar repositories for e200_opensource
Users that are interested in e200_opensource are comparing it to the libraries listed below
Sorting:
- The Ultra-Low Power RISC-V Core☆1,628Updated 2 months ago
- IC design and development should be faster,simpler and more reliable☆1,970Updated 3 years ago
- Must-have verilog systemverilog modules☆1,859Updated 2 months ago
- RISC-V CPU Core (RV32IM)☆1,554Updated 4 years ago
- RISC-V Tools (ISA Simulator and Tests)☆1,166Updated 2 years ago
- RISC-V SoC designed by students in UCAS☆1,482Updated last week
- Rocket Chip Generator☆3,585Updated last month
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,069Updated last year
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,732Updated last year
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,987Updated 5 months ago
- Verilog AXI components for FPGA implementation☆1,831Updated 7 months ago
- OpenXuantie - OpenC910 Core☆1,335Updated last year
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,421Updated 3 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,999Updated 2 weeks ago
- RISC-V Cores, SoC platforms and SoCs☆897Updated 4 years ago
- Scala based HDL☆1,859Updated 2 weeks ago
- chisel tutorial exercises and answers☆733Updated 3 years ago
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆997Updated 2 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,649Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,897Updated last week
- Verilog PCI express components☆1,446Updated last year
- Random instruction generator for RISC-V processor verification☆1,180Updated 3 weeks ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,389Updated last week
- A very simple and easy to understand RISC-V core.☆1,313Updated last year
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,646Updated last month
- RTL, Cmodel, and testbench for NVDLA☆1,950Updated 3 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,130Updated 5 months ago
- 32-bit Superscalar RISC-V CPU☆1,106Updated 4 years ago
- The RIFFA development repository☆849Updated last year
- 关于RISC-V你所需要知道的一切☆559Updated 2 years ago