Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2
☆2,854Mar 24, 2021Updated 5 years ago
Alternatives and similar repositories for e200_opensource
Users that are interested in e200_opensource are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The Ultra-Low Power RISC-V Core☆1,956Sep 25, 2026Updated last month
- IC design and development should be faster，simpler and more reliable☆2,029Dec 31, 2021Updated 4 years ago
- Deprecated, please go to https://github.com/riscv-mcu/hbird-sdk/☆115Mar 24, 2021Updated 5 years ago
- Rocket Chip Generator☆3,892Sep 13, 2026Updated last month
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,392Sep 7, 2026Updated last month
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,629Oct 12, 2026Updated 2 weeks ago
- RISC-V Tools (ISA Simulator and Tests)☆1,196Dec 22, 2022Updated 3 years ago
- Source files for SiFive's Freedom platforms☆1,148Jul 17, 2026Updated 3 months ago
- RTL, Cmodel, and testbench for NVDLA☆2,194Mar 2, 2022Updated 4 years ago
- RISC-V SoC designed by students in UCAS☆1,561Oct 20, 2026Updated last week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,300Oct 13, 2026Updated 2 weeks ago
- Chisel: A Modern Hardware Design Language☆4,821Updated this week
- OpenSource HummingBird RISC-V Software Development Kit☆180Dec 5, 2023Updated 2 years ago
- Open-source high-performance RISC-V processor☆7,352Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,171Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,271Oct 8, 2026Updated 2 weeks ago
- OpenXuantie - OpenC910 Core☆1,485Jun 28, 2024Updated 2 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,317Oct 20, 2026Updated last week
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,169Sep 21, 2026Updated last month
- VeeR EH1 core☆970Jul 16, 2026Updated 3 months ago
- A very simple and easy to understand RISC-V core.☆1,554Nov 9, 2023Updated 2 years ago
- Must-have verilog systemverilog modules☆2,029Mar 12, 2026Updated 7 months ago
- RISC-V CPU Core (RV32IM)☆1,810Sep 18, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- An open-source microcontroller system based on RISC-V☆1,073Feb 6, 2024Updated 2 years ago
- Verilog AXI components for FPGA implementation☆2,164Feb 27, 2025Updated last year
- LicheeTang 蜂鸟E203 Core☆204Jul 10, 2019Updated 7 years ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,135Updated this week
- 为推广RISC-V尽些薄力☆312Oct 15, 2026Updated 2 weeks ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,438Oct 17, 2026Updated last week
- A small, light weight, RISC CPU soft core☆1,596Sep 16, 2026Updated last month
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,010Nov 15, 2024Updated last year
- RISC-V Cores, SoC platforms and SoCs☆930Mar 26, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Random instruction generator for RISC-V processor verification☆1,372Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,738Sep 24, 2026Updated last month
- AMBA bus lecture material☆562Jan 21, 2020Updated 6 years ago
- 32-bit Superscalar RISC-V CPU☆1,325Sep 18, 2021Updated 5 years ago
- GPGPU microprocessor architecture☆2,230Nov 8, 2024Updated last year
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆386Jul 12, 2017Updated 9 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆620Aug 9, 2024Updated 2 years ago