SI-RISCV / e200_opensourceLinks
Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2
☆2,795Updated 4 years ago
Alternatives and similar repositories for e200_opensource
Users that are interested in e200_opensource are comparing it to the libraries listed below
Sorting:
- The Ultra-Low Power RISC-V Core☆1,683Updated 4 months ago
- IC design and development should be faster,simpler and more reliable☆1,977Updated 3 years ago
- RISC-V CPU Core (RV32IM)☆1,604Updated 4 years ago
- RISC-V Tools (ISA Simulator and Tests)☆1,172Updated 3 years ago
- OpenXuantie - OpenC910 Core☆1,362Updated last year
- Must-have verilog systemverilog modules☆1,896Updated 4 months ago
- RISC-V SoC designed by students in UCAS☆1,494Updated last week
- Rocket Chip Generator☆3,650Updated this week
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆1,031Updated 3 weeks ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,095Updated last year
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,459Updated 5 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,856Updated last year
- Verilog AXI components for FPGA implementation☆1,890Updated 10 months ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,951Updated 2 weeks ago
- RISC-V Cores, SoC platforms and SoCs☆907Updated 4 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,075Updated last week
- A very simple and easy to understand RISC-V core.☆1,345Updated 2 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,712Updated this week
- RTL, Cmodel, and testbench for NVDLA☆2,004Updated 3 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,040Updated 3 weeks ago
- A small, light weight, RISC CPU soft core☆1,490Updated 2 weeks ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,448Updated 2 weeks ago
- 32-bit Superscalar RISC-V CPU☆1,154Updated 4 years ago
- 中文版 Parallel Programming for FPGAs☆758Updated last year
- Verilog PCI express components☆1,489Updated last year
- Random instruction generator for RISC-V processor verification☆1,227Updated 2 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,153Updated 7 months ago
- 关于RISC-V你所需要知道的一切☆558Updated 2 years ago
- chisel tutorial exercises and answers☆739Updated 3 years ago
- Verilog library for ASIC and FPGA designers☆1,377Updated last year