Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2
☆2,827Mar 24, 2021Updated 4 years ago
Alternatives and similar repositories for e200_opensource
Users that are interested in e200_opensource are comparing it to the libraries listed below
Sorting:
- The Ultra-Low Power RISC-V Core☆1,774Aug 6, 2025Updated 7 months ago
- IC design and development should be faster，simpler and more reliable☆1,986Dec 31, 2021Updated 4 years ago
- Deprecated, please go to https://github.com/riscv-mcu/hbird-sdk/☆115Mar 24, 2021Updated 4 years ago
- Rocket Chip Generator☆3,722Feb 25, 2026Updated 3 weeks ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,024Jun 27, 2024Updated last year
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,501Jan 7, 2026Updated 2 months ago
- RISC-V Tools (ISA Simulator and Tests)☆1,182Dec 22, 2022Updated 3 years ago
- RISC-V SoC designed by students in UCAS☆1,516Jan 14, 2026Updated 2 months ago
- RTL, Cmodel, and testbench for NVDLA☆2,031Mar 2, 2022Updated 4 years ago
- Chisel: A Modern Hardware Design Language☆4,611Updated this week
- Open-source high-performance RISC-V processor☆6,904Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,063Feb 11, 2026Updated last month
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,845Mar 10, 2026Updated last week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,105Mar 11, 2026Updated last week
- VeeR EH1 core☆930May 29, 2023Updated 2 years ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,117Sep 10, 2024Updated last year
- OpenSource HummingBird RISC-V Software Development Kit☆173Dec 5, 2023Updated 2 years ago
- Must-have verilog systemverilog modules☆1,937Mar 12, 2026Updated last week
- RISC-V CPU Core (RV32IM)☆1,668Sep 18, 2021Updated 4 years ago
- A very simple and easy to understand RISC-V core.☆1,428Nov 9, 2023Updated 2 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,197May 26, 2025Updated 9 months ago
- An open-source microcontroller system based on RISC-V☆1,012Feb 6, 2024Updated 2 years ago
- OpenXuantie - OpenC910 Core☆1,397Jun 28, 2024Updated last year
- Verilog AXI components for FPGA implementation☆1,987Feb 27, 2025Updated last year
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,797Feb 17, 2026Updated last month
- 为推广RISC-V尽些薄力☆312Jun 22, 2023Updated 2 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,176Mar 8, 2026Updated last week
- LicheeTang 蜂鸟E203 Core☆202Jul 10, 2019Updated 6 years ago
- A small, light weight, RISC CPU soft core☆1,525Dec 8, 2025Updated 3 months ago
- RISC-V Cores, SoC platforms and SoCs☆918Mar 26, 2021Updated 4 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆966Nov 15, 2024Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,519Mar 11, 2026Updated last week
- GNU toolchain for RISC-V, including GCC☆4,394Updated this week
- ☆127Jul 2, 2022Updated 3 years ago
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆372Jul 12, 2017Updated 8 years ago
- Random instruction generator for RISC-V processor verification☆1,262Mar 5, 2026Updated 2 weeks ago
- A directory of Western Digital’s RISC-V SweRV Cores☆882Mar 26, 2020Updated 5 years ago
- AMBA bus lecture material☆516Jan 21, 2020Updated 6 years ago
- 32-bit Superscalar RISC-V CPU☆1,191Sep 18, 2021Updated 4 years ago