SI-RISCV / e200_opensourceLinks
Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2
☆2,750Updated 4 years ago
Alternatives and similar repositories for e200_opensource
Users that are interested in e200_opensource are comparing it to the libraries listed below
Sorting:
- The Ultra-Low Power RISC-V Core☆1,571Updated 3 weeks ago
- IC design and development should be faster,simpler and more reliable☆1,968Updated 3 years ago
- RISC-V Tools (ISA Simulator and Tests)☆1,172Updated 2 years ago
- RISC-V SoC designed by students in UCAS☆1,477Updated 3 weeks ago
- Must-have verilog systemverilog modules☆1,828Updated 3 weeks ago
- RISC-V CPU Core (RV32IM)☆1,519Updated 3 years ago
- Rocket Chip Generator☆3,521Updated 2 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,640Updated last year
- RISC-V Cores, SoC platforms and SoCs☆895Updated 4 years ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,061Updated 11 months ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,391Updated last month
- OpenXuantie - OpenC910 Core☆1,301Updated last year
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,960Updated 3 months ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,849Updated last month
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,937Updated last week
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆984Updated last week
- A very simple and easy to understand RISC-V core.☆1,290Updated last year
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,615Updated this week
- Verilog AXI components for FPGA implementation☆1,795Updated 5 months ago
- Random instruction generator for RISC-V processor verification☆1,153Updated 2 months ago
- 32-bit Superscalar RISC-V CPU☆1,086Updated 3 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,110Updated 3 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,597Updated last week
- Scala based HDL☆1,840Updated this week
- RTL, Cmodel, and testbench for NVDLA☆1,915Updated 3 years ago
- chisel tutorial exercises and answers☆739Updated 3 years ago
- HDLBits website practices & solutions☆746Updated last year
- Verilog library for ASIC and FPGA designers☆1,330Updated last year
- Verilog PCI express components☆1,410Updated last year
- 关于RISC-V你所需要知道的一切☆562Updated 2 years ago