Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2
☆2,814Mar 24, 2021Updated 4 years ago
Alternatives and similar repositories for e200_opensource
Users that are interested in e200_opensource are comparing it to the libraries listed below
Sorting:
- The Ultra-Low Power RISC-V Core☆1,738Aug 6, 2025Updated 6 months ago
- IC design and development should be faster，simpler and more reliable☆1,985Dec 31, 2021Updated 4 years ago
- Deprecated, please go to https://github.com/riscv-mcu/hbird-sdk/☆115Mar 24, 2021Updated 4 years ago
- Rocket Chip Generator☆3,685Feb 17, 2026Updated last week
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,966Jun 27, 2024Updated last year
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,493Jan 7, 2026Updated last month
- RISC-V Tools (ISA Simulator and Tests)☆1,176Dec 22, 2022Updated 3 years ago
- RISC-V SoC designed by students in UCAS☆1,508Jan 14, 2026Updated last month
- RTL, Cmodel, and testbench for NVDLA☆2,025Mar 2, 2022Updated 3 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,026Feb 11, 2026Updated 2 weeks ago
- Chisel: A Modern Hardware Design Language☆4,588Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,817Feb 18, 2026Updated last week
- VeeR EH1 core☆927May 29, 2023Updated 2 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,079Feb 5, 2026Updated 3 weeks ago
- Open-source high-performance RISC-V processor☆6,875Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,187May 26, 2025Updated 9 months ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,108Sep 10, 2024Updated last year
- Must-have verilog systemverilog modules☆1,929Feb 19, 2026Updated last week
- RISC-V CPU Core (RV32IM)☆1,646Sep 18, 2021Updated 4 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,771Feb 17, 2026Updated last week
- 为推广RISC-V尽些薄力☆313Jun 22, 2023Updated 2 years ago
- An open-source microcontroller system based on RISC-V☆1,010Feb 6, 2024Updated 2 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,143Feb 20, 2026Updated last week
- A very simple and easy to understand RISC-V core.☆1,391Nov 9, 2023Updated 2 years ago
- OpenSource HummingBird RISC-V Software Development Kit☆171Dec 5, 2023Updated 2 years ago
- Verilog AXI components for FPGA implementation☆1,960Feb 27, 2025Updated last year
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆963Nov 15, 2024Updated last year
- A small, light weight, RISC CPU soft core☆1,509Dec 8, 2025Updated 2 months ago
- OpenXuantie - OpenC910 Core☆1,389Jun 28, 2024Updated last year
- RISC-V Cores, SoC platforms and SoCs☆912Mar 26, 2021Updated 4 years ago
- LicheeTang 蜂鸟E203 Core☆200Jul 10, 2019Updated 6 years ago
- 32-bit Superscalar RISC-V CPU☆1,178Sep 18, 2021Updated 4 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,500Updated this week
- Verilog Ethernet components for FPGA implementation☆2,858Feb 27, 2025Updated last year
- Random instruction generator for RISC-V processor verification☆1,253Oct 1, 2025Updated 4 months ago
- Verilog PCI express components☆1,539Apr 26, 2024Updated last year
- RISC-V CPU Core☆409Jun 24, 2025Updated 8 months ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆286Jul 28, 2020Updated 5 years ago
- GNU toolchain for RISC-V, including GCC☆4,368Feb 13, 2026Updated 2 weeks ago