SI-RISCV / e200_opensource

Related projects ⓘ

Alternatives and complementary repositories for e200_opensource

• riscv-mcu / e203_hbirdv2
  The Ultra-Low Power RISC-V Core
  ☆1,268Updated last month
• riscv-software-src / riscv-tools
  RISC-V Tools (ISA Simulator and Tests)
  ☆1,144Updated last year
• ultraembedded / riscv
  RISC-V CPU Core (RV32IM)
  ☆1,255Updated 3 years ago
• XUANTIE-RV / wujian100_open
  IC design and development should be faster，simpler and more reliable
  ☆1,868Updated 2 years ago
• eugene-tarassov / vivado-risc-v
  Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
  ☆845Updated this week
• chipsalliance / rocket-chip
  Rocket Chip Generator
  ☆3,251Updated last week
• pConst / basic_verilog
  Must-have verilog systemverilog modules
  ☆1,649Updated this week
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆1,736Updated last month
• YosysHQ / picorv32
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆3,132Updated 4 months ago
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,371Updated last month
• XUANTIE-RV / openc910
  OpenXuantie - OpenC910 Core
  ☆1,161Updated 4 months ago
• sifive / freedom
  Source files for SiFive's Freedom platforms
  ☆1,111Updated 3 years ago
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆1,017Updated 2 months ago
• ucb-bar / chisel-tutorial
  chisel tutorial exercises and answers
  ☆694Updated 2 years ago
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆818Updated last year
• freechipsproject / chisel-bootcamp
  Generator Bootcamp Material: Learn Chisel the Right Way
  ☆976Updated last month
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆1,639Updated this week
• riscvarchive / riscv-cores-list
  RISC-V Cores, SoC platforms and SoCs
  ☆836Updated 3 years ago
• darklife / darkriscv
  opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
  ☆2,115Updated 3 weeks ago
• OpenXiangShan / XiangShan-doc
  Documentation for XiangShan
  ☆352Updated this week
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,499Updated 11 months ago
• cnrv / home
  为推广RISC-V尽些薄力
  ☆306Updated last year
• liangkangnan / tinyriscv
  A very simple and easy to understand RISC-V core.
  ☆1,103Updated last year
• openhwgroup / cva6
  The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
  ☆2,273Updated this week
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆863Updated 3 years ago
• cnrv / riscv-soc-book
  关于RISC-V你所需要知道的一切
  ☆543Updated last year
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆959Updated 3 months ago
• OSCPU / NutShell
  RISC-V SoC designed by students in UCAS
  ☆1,393Updated this week
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,132Updated 6 months ago
• riscv-software-src / riscv-tests
  ☆891Updated this week