Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2
☆2,853Mar 24, 2021Updated 5 years ago
Alternatives and similar repositories for e200_opensource
Users that are interested in e200_opensource are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The Ultra-Low Power RISC-V Core☆1,918Aug 6, 2025Updated last year
- IC design and development should be faster，simpler and more reliable☆2,017Dec 31, 2021Updated 4 years ago
- Deprecated, please go to https://github.com/riscv-mcu/hbird-sdk/☆115Mar 24, 2021Updated 5 years ago
- Rocket Chip Generator☆3,869Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,384Sep 7, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,611Sep 4, 2026Updated 2 weeks ago
- RISC-V Tools (ISA Simulator and Tests)☆1,195Dec 22, 2022Updated 3 years ago
- Source files for SiFive's Freedom platforms☆1,147Jul 17, 2026Updated 2 months ago
- RISC-V SoC designed by students in UCAS☆1,549Updated this week
- RTL, Cmodel, and testbench for NVDLA☆2,157Mar 2, 2022Updated 4 years ago
- Chisel: A Modern Hardware Design Language☆4,786Sep 11, 2026Updated last week
- Open-source high-performance RISC-V processor☆7,264Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,262Sep 8, 2026Updated last week
- OpenXuantie - OpenC910 Core☆1,476Jun 28, 2024Updated 2 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,238Sep 11, 2026Updated last week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,120Updated this week
- VeeR EH1 core☆967Jul 16, 2026Updated 2 months ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,158Sep 10, 2024Updated 2 years ago
- Must-have verilog systemverilog modules☆2,020Mar 12, 2026Updated 6 months ago
- OpenSource HummingBird RISC-V Software Development Kit☆179Dec 5, 2023Updated 2 years ago
- RISC-V CPU Core (RV32IM)☆1,789Sep 18, 2021Updated 5 years ago
- A very simple and easy to understand RISC-V core.☆1,529Nov 9, 2023Updated 2 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,291Aug 26, 2026Updated 3 weeks ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- An open-source microcontroller system based on RISC-V☆1,067Feb 6, 2024Updated 2 years ago
- Verilog AXI components for FPGA implementation☆2,142Feb 27, 2025Updated last year
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,062Updated this week
- LicheeTang 蜂鸟E203 Core☆204Jul 10, 2019Updated 7 years ago
- 为推广RISC-V尽些薄力☆311Jun 22, 2023Updated 3 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,390Updated this week
- A small, light weight, RISC CPU soft core☆1,585Updated this week
- RISC-V Cores, SoC platforms and SoCs☆927Mar 26, 2021Updated 5 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,001Nov 15, 2024Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,701Updated this week
- GNU toolchain for RISC-V, including GCC☆4,612Aug 27, 2026Updated 3 weeks ago
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆383Jul 12, 2017Updated 9 years ago
- Random instruction generator for RISC-V processor verification☆1,356Sep 4, 2026Updated 2 weeks ago
- AMBA bus lecture material☆553Jan 21, 2020Updated 6 years ago
- ☆126Jul 2, 2022Updated 4 years ago
- 32-bit Superscalar RISC-V CPU☆1,308Sep 18, 2021Updated 5 years ago