Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2
☆2,831Mar 24, 2021Updated 5 years ago
Alternatives and similar repositories for e200_opensource
Users that are interested in e200_opensource are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The Ultra-Low Power RISC-V Core☆1,796Aug 6, 2025Updated 8 months ago
- IC design and development should be faster，simpler and more reliable☆1,986Dec 31, 2021Updated 4 years ago
- Deprecated, please go to https://github.com/riscv-mcu/hbird-sdk/☆115Mar 24, 2021Updated 5 years ago
- Rocket Chip Generator☆3,734Feb 25, 2026Updated last month
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,077Jun 27, 2024Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,527Jan 7, 2026Updated 3 months ago
- RISC-V Tools (ISA Simulator and Tests)☆1,188Dec 22, 2022Updated 3 years ago
- RISC-V SoC designed by students in UCAS☆1,519Jan 14, 2026Updated 2 months ago
- RTL, Cmodel, and testbench for NVDLA☆2,045Mar 2, 2022Updated 4 years ago
- Chisel: A Modern Hardware Design Language☆4,626Updated this week
- Open-source high-performance RISC-V processor☆6,958Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,095Feb 11, 2026Updated last month
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,873Mar 23, 2026Updated 2 weeks ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,119Mar 11, 2026Updated 3 weeks ago
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- VeeR EH1 core☆933May 29, 2023Updated 2 years ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,122Sep 10, 2024Updated last year
- OpenSource HummingBird RISC-V Software Development Kit☆170Dec 5, 2023Updated 2 years ago
- Must-have verilog systemverilog modules☆1,945Mar 12, 2026Updated 3 weeks ago
- RISC-V CPU Core (RV32IM)☆1,692Sep 18, 2021Updated 4 years ago
- A very simple and easy to understand RISC-V core.☆1,445Nov 9, 2023Updated 2 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,205May 26, 2025Updated 10 months ago
- An open-source microcontroller system based on RISC-V☆1,022Feb 6, 2024Updated 2 years ago
- OpenXuantie - OpenC910 Core☆1,422Jun 28, 2024Updated last year
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Verilog AXI components for FPGA implementation☆2,001Feb 27, 2025Updated last year
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,824Feb 17, 2026Updated last month
- 为推广RISC-V尽些薄力☆311Jun 22, 2023Updated 2 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,202Apr 1, 2026Updated last week
- LicheeTang 蜂鸟E203 Core☆202Jul 10, 2019Updated 6 years ago
- A small, light weight, RISC CPU soft core☆1,533Dec 8, 2025Updated 4 months ago
- RISC-V Cores, SoC platforms and SoCs☆920Mar 26, 2021Updated 5 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆974Nov 15, 2024Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,539Mar 31, 2026Updated last week
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆128Jul 2, 2022Updated 3 years ago
- GNU toolchain for RISC-V, including GCC☆4,424Mar 28, 2026Updated last week
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆372Jul 12, 2017Updated 8 years ago
- Random instruction generator for RISC-V processor verification☆1,276Updated this week
- A directory of Western Digital’s RISC-V SweRV Cores☆882Mar 26, 2020Updated 6 years ago
- AMBA bus lecture material☆524Jan 21, 2020Updated 6 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆604Aug 9, 2024Updated last year