Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2
☆2,838Mar 24, 2021Updated 5 years ago
Alternatives and similar repositories for e200_opensource
Users that are interested in e200_opensource are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The Ultra-Low Power RISC-V Core☆1,819Aug 6, 2025Updated 8 months ago
- IC design and development should be faster，simpler and more reliable☆1,991Dec 31, 2021Updated 4 years ago
- Deprecated, please go to https://github.com/riscv-mcu/hbird-sdk/☆115Mar 24, 2021Updated 5 years ago
- Rocket Chip Generator☆3,744Apr 21, 2026Updated last week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,121Jun 27, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,541Updated this week
- RISC-V Tools (ISA Simulator and Tests)☆1,192Dec 22, 2022Updated 3 years ago
- RISC-V SoC designed by students in UCAS☆1,524Jan 14, 2026Updated 3 months ago
- RTL, Cmodel, and testbench for NVDLA☆2,061Mar 2, 2022Updated 4 years ago
- Chisel: A Modern Hardware Design Language☆4,644Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,125Feb 11, 2026Updated 2 months ago
- Open-source high-performance RISC-V processor☆6,991Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,906Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,142Mar 11, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- VeeR EH1 core☆935May 29, 2023Updated 2 years ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,125Sep 10, 2024Updated last year
- OpenSource HummingBird RISC-V Software Development Kit☆173Dec 5, 2023Updated 2 years ago
- Must-have verilog systemverilog modules☆1,949Mar 12, 2026Updated last month
- RISC-V CPU Core (RV32IM)☆1,712Sep 18, 2021Updated 4 years ago
- A very simple and easy to understand RISC-V core.☆1,460Nov 9, 2023Updated 2 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,221Apr 17, 2026Updated last week
- An open-source microcontroller system based on RISC-V☆1,029Feb 6, 2024Updated 2 years ago
- OpenXuantie - OpenC910 Core☆1,429Jun 28, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Verilog AXI components for FPGA implementation☆2,025Feb 27, 2025Updated last year
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,859Apr 14, 2026Updated 2 weeks ago
- 为推广RISC-V尽些薄力☆311Jun 22, 2023Updated 2 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,226Apr 20, 2026Updated last week
- LicheeTang 蜂鸟E203 Core☆203Jul 10, 2019Updated 6 years ago
- A small, light weight, RISC CPU soft core☆1,531Dec 8, 2025Updated 4 months ago
- RISC-V Cores, SoC platforms and SoCs☆919Mar 26, 2021Updated 5 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆978Nov 15, 2024Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,561Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆128Jul 2, 2022Updated 3 years ago
- GNU toolchain for RISC-V, including GCC☆4,456Updated this week
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆376Jul 12, 2017Updated 8 years ago
- Random instruction generator for RISC-V processor verification☆1,288Apr 3, 2026Updated 3 weeks ago
- A directory of Western Digital’s RISC-V SweRV Cores☆881Mar 26, 2020Updated 6 years ago
- AMBA bus lecture material☆526Jan 21, 2020Updated 6 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆607Aug 9, 2024Updated last year