westerndigitalcorporation / swerv_eh1_fpgaView external linksLinks
FPGA reference design for the the Swerv EH1 Core
☆72Dec 10, 2019Updated 6 years ago
Alternatives and similar repositories for swerv_eh1_fpga
Users that are interested in swerv_eh1_fpga are comparing it to the libraries listed below
Sorting:
- Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator☆202Dec 3, 2020Updated 5 years ago
- VeeR EL2 Core☆317Dec 29, 2025Updated last month
- A directory of Western Digital’s RISC-V SweRV Cores☆881Mar 26, 2020Updated 5 years ago
- Firmware infrastructure, contain RTOS Abstraction Layer, demos and more...☆54Nov 7, 2021Updated 4 years ago
- VeeR EH1 core☆925May 29, 2023Updated 2 years ago
- ☆258Dec 22, 2022Updated 3 years ago
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 4 years ago
- Using VexRiscv without installing Scala☆39Nov 10, 2021Updated 4 years ago
- ☆151Oct 6, 2023Updated 2 years ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆335Dec 11, 2024Updated last year
- ☆17Oct 7, 2025Updated 4 months ago
- ☆15Jun 1, 2019Updated 6 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆963Nov 15, 2024Updated last year
- SDK Firmware infrastructure, contain RTOS Abstraction Layer, demos, SweRV Processor Support Package, and more ...☆30Dec 9, 2021Updated 4 years ago
- Place & Router for Minetest☆18Nov 5, 2022Updated 3 years ago
- Links to the RVfpga materials developed by Imagination Technologies, and recent additions on teaching materials and experiences, papers, …☆26Updated this week
- FPGA 101 - Workshop materials☆79Mar 17, 2019Updated 6 years ago
- USB 1.1 Device IP Core☆21Oct 1, 2017Updated 8 years ago
- FPGA-based SDK projects for SCRx cores☆18Jan 19, 2022Updated 4 years ago
- ☆33Nov 25, 2022Updated 3 years ago
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆24Oct 31, 2017Updated 8 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Feb 6, 2024Updated 2 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,184May 26, 2025Updated 8 months ago
- A 32-bit Microcontroller featuring a RISC-V core☆160Feb 28, 2018Updated 7 years ago
- ☆306Jan 23, 2026Updated 3 weeks ago
- SPIR-V fragment shader GPU core based on RISC-V☆43May 26, 2021Updated 4 years ago
- Original RISC-V 1.0 implementation. Not supported.☆42Oct 4, 2018Updated 7 years ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆376Oct 19, 2023Updated 2 years ago
- CoreScore☆172Nov 14, 2025Updated 3 months ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆222Jan 23, 2020Updated 6 years ago
- A home for Genesis2 sources.☆44Jul 9, 2025Updated 7 months ago
- ☆12May 29, 2020Updated 5 years ago
- RISC-V RV32I CPU written in verilog☆10Jul 11, 2020Updated 5 years ago
- ☆10Nov 8, 2019Updated 6 years ago
- Business Rule Engine Hardware Accelerator☆14Jun 18, 2020Updated 5 years ago
- Repository containing the DSP gateware cores☆14Feb 6, 2026Updated last week
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 6 years ago