FPGA reference design for the the Swerv EH1 Core
☆71Dec 10, 2019Updated 6 years ago
Alternatives and similar repositories for swerv_eh1_fpga
Users that are interested in swerv_eh1_fpga are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator☆205Dec 3, 2020Updated 5 years ago
- VeeR EL2 Core☆332Mar 12, 2026Updated last month
- A directory of Western Digital’s RISC-V SweRV Cores☆882Mar 26, 2020Updated 6 years ago
- ☆263Dec 22, 2022Updated 3 years ago
- Firmware infrastructure, contain RTOS Abstraction Layer, demos and more...☆55Nov 7, 2021Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- VeeR EH1 core☆934May 29, 2023Updated 2 years ago
- Using VexRiscv without installing Scala☆39Nov 10, 2021Updated 4 years ago
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 4 years ago
- ☆155Oct 6, 2023Updated 2 years ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆339Dec 11, 2024Updated last year
- ☆15Jun 1, 2019Updated 6 years ago
- SDK Firmware infrastructure, contain RTOS Abstraction Layer, demos, SweRV Processor Support Package, and more ...☆31Dec 9, 2021Updated 4 years ago
- ☆10Nov 8, 2019Updated 6 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆978Nov 15, 2024Updated last year
- Deploy open-source AI quickly and easily - Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- FPGA-based SDK projects for SCRx cores☆18Jan 19, 2022Updated 4 years ago
- Xilinx JTAG Toolchain on Digilent Arty board☆17Mar 15, 2018Updated 8 years ago
- Links to the RVfpga materials developed by Imagination Technologies, and recent additions on teaching materials and experiences, papers, …☆30Updated this week
- CORE-V Family of RISC-V Cores☆348Mar 31, 2026Updated 2 weeks ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,217Updated this week
- ☆33Nov 25, 2022Updated 3 years ago
- open-source SDKs for the SCR1 core☆78Nov 15, 2024Updated last year
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- ☆19Apr 8, 2026Updated last week
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Place & Router for Minetest☆18Nov 5, 2022Updated 3 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 6 years ago
- A home for Genesis2 sources.☆46Mar 13, 2026Updated last month
- Business Rule Engine Hardware Accelerator☆14Jun 18, 2020Updated 5 years ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆379Oct 19, 2023Updated 2 years ago
- A 32-bit Microcontroller featuring a RISC-V core☆161Feb 28, 2018Updated 8 years ago
- RISCV model for Verilator/FPGA targets☆55Oct 17, 2019Updated 6 years ago
- FPGA 101 - Workshop materials☆79Mar 17, 2019Updated 7 years ago
- ☆310Jan 23, 2026Updated 2 months ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Feb 6, 2024Updated 2 years ago
- Processor support packages☆20Feb 2, 2021Updated 5 years ago
- SERV - The SErial RISC-V CPU☆1,785Feb 19, 2026Updated 2 months ago
- VexRiscv-SMP integration test with LiteX.☆26Nov 16, 2020Updated 5 years ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆243Jan 14, 2026Updated 3 months ago
- ☆18Nov 28, 2017Updated 8 years ago
- Core description files for FuseSoC☆125Jun 26, 2020Updated 5 years ago