FPGA reference design for the the Swerv EH1 Core
☆71Dec 10, 2019Updated 6 years ago
Alternatives and similar repositories for swerv_eh1_fpga
Users that are interested in swerv_eh1_fpga are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator☆205Dec 3, 2020Updated 5 years ago
- VeeR EL2 Core☆345Updated this week
- A directory of Western Digital’s RISC-V SweRV Cores☆883Mar 26, 2020Updated 6 years ago
- VeeR EH2 core☆280Sep 28, 2026Updated last week
- Firmware infrastructure, contain RTOS Abstraction Layer, demos and more...☆55Nov 7, 2021Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- VeeR EH1 core☆972Jul 16, 2026Updated 2 months ago
- Using VexRiscv without installing Scala☆39Nov 10, 2021Updated 4 years ago
- ☆159Oct 6, 2023Updated 2 years ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆344Dec 11, 2024Updated last year
- ☆15Jun 1, 2019Updated 7 years ago
- SDK Firmware infrastructure, contain RTOS Abstraction Layer, demos, SweRV Processor Support Package, and more ...☆34Dec 9, 2021Updated 4 years ago
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 5 years ago
- ☆10Nov 8, 2019Updated 6 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,004Nov 15, 2024Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Xilinx JTAG Toolchain on Digilent Arty board☆17Mar 15, 2018Updated 8 years ago
- FPGA-based SDK projects for SCRx cores☆18Jan 19, 2022Updated 4 years ago
- CORE-V Family of RISC-V Cores☆374Mar 31, 2026Updated 6 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,306Updated this week
- open-source SDKs for the SCR1 core☆81Nov 15, 2024Updated last year
- ☆33Nov 25, 2022Updated 3 years ago
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- A home for Genesis2 sources.☆47Jun 15, 2026Updated 3 months ago
- ☆22Aug 6, 2026Updated last month
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Place & Router for Minetest☆18Nov 5, 2022Updated 3 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 7 years ago
- Business Rule Engine Hardware Accelerator☆15Jun 18, 2020Updated 6 years ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆383Oct 19, 2023Updated 2 years ago
- A 32-bit Microcontroller featuring a RISC-V core☆166Feb 28, 2018Updated 8 years ago
- RISCV model for Verilator/FPGA targets☆56Oct 17, 2019Updated 6 years ago
- FPGA 101 - Workshop materials☆81Mar 17, 2019Updated 7 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆41Feb 6, 2024Updated 2 years ago
- ☆139May 13, 2022Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- VexRiscv-SMP integration test with LiteX.☆26Nov 16, 2020Updated 5 years ago
- ☆327Jan 23, 2026Updated 8 months ago
- USB 1.1 Device IP Core☆21Oct 1, 2017Updated 9 years ago
- SERV - The SErial RISC-V CPU☆1,896Aug 25, 2026Updated last month
- Core description files for FuseSoC☆125Jun 26, 2020Updated 6 years ago
- GDB Server for interacting with RISC-V models, boards and FPGAs☆20Sep 16, 2019Updated 7 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆32Oct 30, 2015Updated 10 years ago