FPGA reference design for the the Swerv EH1 Core
☆71Dec 10, 2019Updated 6 years ago
Alternatives and similar repositories for swerv_eh1_fpga
Users that are interested in swerv_eh1_fpga are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator☆205Dec 3, 2020Updated 5 years ago
- VeeR EL2 Core☆354Updated this week
- A directory of Western Digital’s RISC-V SweRV Cores☆882Mar 26, 2020Updated 6 years ago
- Firmware infrastructure, contain RTOS Abstraction Layer, demos and more...☆55Nov 7, 2021Updated 5 years ago
- VeeR EH1 core☆977Jul 16, 2026Updated 3 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- VeeR EH2 core☆285Oct 6, 2026Updated last month
- Repos moved to https://git.m-labs.hk/M-Labs/VexRiscv-verilog☆41Nov 10, 2021Updated 5 years ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆342Dec 11, 2024Updated last year
- ☆158Oct 6, 2023Updated 3 years ago
- ☆15Jun 1, 2019Updated 7 years ago
- Bluetooth Low Energy Baseband☆15Dec 5, 2018Updated 7 years ago
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 5 years ago
- SDK Firmware infrastructure, contain RTOS Abstraction Layer, demos, SweRV Processor Support Package, and more ...☆34Dec 9, 2021Updated 4 years ago
- ☆10Nov 8, 2019Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆41Feb 6, 2024Updated 2 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,325Nov 3, 2026Updated last week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,017Nov 15, 2024Updated last year
- A 32-bit Microcontroller featuring a RISC-V core☆166Feb 28, 2018Updated 8 years ago
- ☆14Dec 9, 2025Updated 11 months ago
- FPGA-based SDK projects for SCRx cores☆18Jan 19, 2022Updated 4 years ago
- CORE-V Family of RISC-V Cores☆381Mar 31, 2026Updated 7 months ago
- Xilinx JTAG Toolchain on Digilent Arty board☆17Mar 15, 2018Updated 8 years ago
- System on Chip SPARC V8 using leon3 CPU by Gaisler. C++, vhdl, v files.☆11Sep 21, 2012Updated 14 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- FPGA 101 - Workshop materials☆81Mar 17, 2019Updated 7 years ago
- ORPSoC fork (from git://openrisc.net/stefan/orpsoc) for de0_nano board with custom made expansion board☆12Sep 26, 2013Updated 13 years ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆385Oct 19, 2023Updated 3 years ago
- Chisel Things for OFDM☆33Jul 1, 2020Updated 6 years ago
- ☆33Nov 25, 2022Updated 3 years ago
- Place & Router for Minetest☆18Nov 5, 2022Updated 4 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 7 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,193Updated this week
- Core description files for FuseSoC☆125Jun 26, 2020Updated 6 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- open-source SDKs for the SCR1 core☆81Nov 15, 2024Updated last year
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- SERV - The SErial RISC-V CPU☆1,925Aug 25, 2026Updated 2 months ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆241Aug 25, 2020Updated 6 years ago
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆388Jul 12, 2017Updated 9 years ago
- Random instruction generator for RISC-V processor verification☆1,378Oct 28, 2026Updated 2 weeks ago
- A home for Genesis2 sources.☆47Oct 15, 2026Updated 3 weeks ago
Are these results useful?