westerndigitalcorporation / swerv_eh1_fpgaLinks
FPGA reference design for the the Swerv EH1 Core
☆71Updated 5 years ago
Alternatives and similar repositories for swerv_eh1_fpga
Users that are interested in swerv_eh1_fpga are comparing it to the libraries listed below
Sorting:
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆120Updated last month
- pulp_soc is the core building component of PULP based SoCs☆80Updated 5 months ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆123Updated 3 months ago
- The multi-core cluster of a PULP system.☆108Updated this week
- Yet Another RISC-V Implementation☆96Updated 11 months ago
- OmniXtend cache coherence protocol☆82Updated 2 months ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆107Updated 4 years ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆49Updated 4 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 2 weeks ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- Naive Educational RISC V processor☆87Updated last month
- PCIe (1.0a to 2.0) Virtual Root Complex model for Verilog, with Endpoint capabilities☆113Updated this week
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆65Updated 7 months ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆139Updated last month
- Demo SoC for SiliconCompiler.☆60Updated last week
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 5 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆50Updated 10 months ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆70Updated last year
- FuseSoC standard core library☆147Updated 3 months ago
- ☆89Updated 3 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆43Updated 2 years ago
- ☆33Updated 2 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆73Updated last year
- HW Design Collateral for Caliptra RoT IP☆110Updated this week
- ☆90Updated last week
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 5 years ago