westerndigitalcorporation / swerv_eh1_fpgaLinks
FPGA reference design for the the Swerv EH1 Core
☆71Updated 5 years ago
Alternatives and similar repositories for swerv_eh1_fpga
Users that are interested in swerv_eh1_fpga are comparing it to the libraries listed below
Sorting:
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- OmniXtend cache coherence protocol☆82Updated 4 years ago
- pulp_soc is the core building component of PULP based SoCs☆79Updated 2 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆105Updated 3 weeks ago
- The multi-core cluster of a PULP system.☆97Updated this week
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆105Updated 3 years ago
- Bitstream relocation and manipulation tool.☆46Updated 2 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last year
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago
- Announcements related to Verilator☆39Updated 5 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆64Updated 3 weeks ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆68Updated 10 months ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆67Updated last year
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆135Updated this week
- TCP/IP controlled VPI JTAG Interface.☆65Updated 4 months ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆42Updated 2 years ago
- Naive Educational RISC V processor☆83Updated this week
- ☆58Updated 4 years ago
- Spen's Official OpenOCD Mirror☆50Updated 2 months ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆98Updated 3 years ago
- FuseSoC standard core library☆139Updated last week
- ☆86Updated 2 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆60Updated 4 months ago
- RISC-V Verification Interface☆92Updated this week
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…☆65Updated 2 years ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆47Updated 4 years ago
- ☆95Updated last year
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 4 years ago