chipsalliance / omnixtendLinks
OmniXtend cache coherence protocol
☆82Updated 4 months ago
Alternatives and similar repositories for omnixtend
Users that are interested in omnixtend are comparing it to the libraries listed below
Sorting:
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆86Updated 4 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 5 months ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆148Updated 2 months ago
- FPGA reference design for the the Swerv EH1 Core☆72Updated 5 years ago
- ☆86Updated 4 months ago
- ☆50Updated last month
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆125Updated 5 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆112Updated 2 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆164Updated 5 years ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆140Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- Yet Another RISC-V Implementation☆98Updated last year
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆49Updated 4 years ago
- educational microarchitectures for risc-v isa☆67Updated 6 years ago
- A time-predictable processor for mixed-criticality systems☆58Updated 11 months ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…☆66Updated 2 years ago
- Hardware implementation of an OmniXtend Memory Endpoint/Lowest Point of Coherence.☆18Updated 5 months ago
- For contributions of Chisel IP to the chisel community.☆66Updated 11 months ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆37Updated 3 years ago
- Provides dot visualizations of chisel/firrtl circuits☆122Updated 2 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- RISC-V Nexus Trace TG documentation and reference code☆53Updated 9 months ago
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆165Updated last week
- Connectal is a framework for software-driven hardware development.☆175Updated 2 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- Lipsi: Probably the Smallest Processor in the World☆88Updated last year