chipsalliance / omnixtendLinks
OmniXtend cache coherence protocol
☆82Updated 2 months ago
Alternatives and similar repositories for omnixtend
Users that are interested in omnixtend are comparing it to the libraries listed below
Sorting:
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- FPGA reference design for the the Swerv EH1 Core☆71Updated 5 years ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆123Updated 3 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆179Updated 3 months ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆145Updated last week
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆160Updated 5 years ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆102Updated 6 years ago
- Yet Another RISC-V Implementation☆96Updated 11 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last week
- Connectal is a framework for software-driven hardware development.☆172Updated last year
- ☆64Updated 6 years ago
- Lipsi: Probably the Smallest Processor in the World☆86Updated last year
- Advanced Interface Bus (AIB) die-to-die hardware open source☆140Updated 11 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated last year
- For contributions of Chisel IP to the chisel community.☆65Updated 9 months ago
- ☆85Updated 2 months ago
- ☆49Updated 3 months ago
- educational microarchitectures for risc-v isa☆66Updated 6 years ago
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆88Updated 6 years ago
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆163Updated 2 months ago
- Hardware implementation of an OmniXtend Memory Endpoint/Lowest Point of Coherence.☆18Updated 3 months ago
- Provides dot visualizations of chisel/firrtl circuits☆121Updated 2 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆107Updated 4 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆73Updated last year