chipsalliance / omnixtend
OmniXtend cache coherence protocol
☆78Updated 4 years ago
Alternatives and similar repositories for omnixtend:
Users that are interested in omnixtend are comparing it to the libraries listed below
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- FPGA reference design for the the Swerv EH1 Core☆70Updated 5 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 5 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆83Updated 4 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆169Updated 7 months ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 5 years ago
- ☆45Updated 2 months ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆34Updated 3 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆154Updated 4 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆62Updated 6 months ago
- Hardware implementation of an OmniXtend Memory Endpoint/Lowest Point of Coherence.☆16Updated 9 months ago
- DEPRECATED. Please use Chipyard (https://github.com/ucb-bar/chipyard) to build BOOM☆35Updated 5 years ago
- For contributions of Chisel IP to the chisel community.☆59Updated 4 months ago
- The multi-core cluster of a PULP system.☆80Updated this week
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆60Updated 9 months ago
- pulp_soc is the core building component of PULP based SoCs☆79Updated this week
- educational microarchitectures for risc-v isa☆66Updated 6 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆78Updated this week
- Tests for example Rocket Custom Coprocessors☆70Updated 5 years ago
- ☆61Updated 4 years ago
- ☆82Updated last month
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆112Updated 3 months ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆45Updated 4 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆52Updated 4 years ago
- ☆85Updated 2 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆100Updated last year
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆26Updated 4 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 10 months ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆139Updated 3 weeks ago
- Provides dot visualizations of chisel/firrtl circuits☆119Updated last year