AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
☆1,738Sep 24, 2026Updated last month
Alternatives and similar repositories for axi
Users that are interested in axi are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog AXI components for FPGA implementation☆2,164Feb 27, 2025Updated last year
- Common SystemVerilog components☆810Sep 18, 2026Updated last month
- Verilog AXI stream components for FPGA implementation☆923Feb 27, 2025Updated last year
- AMBA AXI VIP☆481Oct 1, 2026Updated 3 weeks ago
- Bus bridges and other odds and ends☆712Sep 11, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,171Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆691Oct 22, 2026Updated last week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,317Oct 20, 2026Updated last week
- A Fast, Low-Overhead On-chip Network☆365Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆647Sep 14, 2026Updated last month
- Parametric AXI4 crossbar in SystemVerilog☆249May 25, 2026Updated 5 months ago
- Verilog PCI express components☆1,676Apr 26, 2024Updated 2 years ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,135Updated this week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆250Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,973Sep 23, 2026Updated last month
- Generic Register Interface (contains various adapters)☆140Aug 6, 2026Updated 2 months ago
- OpenTitan: Open source silicon root of trust☆3,715Updated this week
- Verilog Ethernet components for FPGA implementation☆3,138Feb 27, 2025Updated last year
- Must-have verilog systemverilog modules☆2,029Mar 12, 2026Updated 7 months ago
- Functional verification project for the CORE-V family of RISC-V cores.☆733Oct 19, 2026Updated last week
- VeeR EH1 core☆970Jul 16, 2026Updated 3 months ago
- Random instruction generator for RISC-V processor verification☆1,372Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,477Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆248Jul 16, 2023Updated 3 years ago
- cocotb: Python-based chip (RTL) verification☆2,556Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,392Sep 7, 2026Updated last month
- Code generation tool for control and status registers☆473Sep 11, 2026Updated last month
- A dependency management tool for hardware projects.☆400Oct 22, 2026Updated last week
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆384Updated this week
- Verilog library for ASIC and FPGA designers☆1,441May 8, 2024Updated 2 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,010Nov 15, 2024Updated last year
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆572Nov 26, 2024Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- AMBA bus lecture material☆562Jan 21, 2020Updated 6 years ago
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆994Aug 28, 2026Updated 2 months ago
- Verilog Configurable Cache☆197Sep 21, 2026Updated last month
- SystemVerilog modules and classes commonly used for verification☆58Jan 5, 2026Updated 9 months ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆160Oct 21, 2026Updated last week
- Open source FPGA-based NIC and platform for in-network compute☆2,503Jul 5, 2024Updated 2 years ago
- 32-bit Superscalar RISC-V CPU☆1,325Sep 18, 2021Updated 5 years ago