pulp-platform / axiLinks
AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
☆1,339Updated last week
Alternatives and similar repositories for axi
Users that are interested in axi are comparing it to the libraries listed below
Sorting:
- Verilog AXI components for FPGA implementation☆1,779Updated 5 months ago
- Verilog AXI stream components for FPGA implementation☆817Updated 5 months ago
- Common SystemVerilog components☆637Updated last week
- Verilog PCI express components☆1,390Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,098Updated 2 months ago
- Random instruction generator for RISC-V processor verification☆1,144Updated last month
- 32-bit Superscalar RISC-V CPU☆1,066Updated 3 years ago
- Various HDL (Verilog) IP Cores☆820Updated 4 years ago
- Functional verification project for the CORE-V family of RISC-V cores.☆569Updated 3 weeks ago
- VeeR EH1 core☆885Updated 2 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,595Updated this week
- Bus bridges and other odds and ends☆576Updated 3 months ago
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆590Updated 7 years ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆505Updated 8 months ago
- SystemVerilog to Verilog conversion☆653Updated last month
- Verilog I2C interface for FPGA implementation☆635Updated 5 months ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆436Updated 2 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆593Updated last week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆925Updated 8 months ago
- Contains the code examples from The UVM Primer Book sorted by chapters.☆559Updated 3 years ago
- The RIFFA development repository☆839Updated last year
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆512Updated 5 months ago
- Verilog UART☆497Updated 5 months ago
- AMBA bus lecture material☆453Updated 5 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆497Updated 3 years ago
- synthesiseable ieee 754 floating point library in verilog☆661Updated 2 years ago
- cocotb: Python-based chip (RTL) verification☆2,050Updated this week
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆357Updated last year
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆978Updated 2 weeks ago
- AMBA AXI VIP☆411Updated last year