AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
☆1,519Mar 11, 2026Updated last week
Alternatives and similar repositories for axi
Users that are interested in axi are comparing it to the libraries listed below
Sorting:
- Verilog AXI components for FPGA implementation☆1,987Feb 27, 2025Updated last year
- Common SystemVerilog components☆728Updated this week
- AMBA AXI VIP☆449Jun 28, 2024Updated last year
- Verilog AXI stream components for FPGA implementation☆870Feb 27, 2025Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,197May 26, 2025Updated 9 months ago
- Bus bridges and other odds and ends☆650Mar 10, 2026Updated last week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,845Mar 10, 2026Updated last week
- BaseJump STL: A Standard Template Library for SystemVerilog☆653Jan 19, 2026Updated 2 months ago
- An AXI4 crossbar implementation in SystemVerilog☆213Sep 2, 2025Updated 6 months ago
- Verilog PCI express components☆1,553Apr 26, 2024Updated last year
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,804Feb 17, 2026Updated last month
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆202Mar 6, 2026Updated 2 weeks ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆577Mar 11, 2026Updated last week
- Generic Register Interface (contains various adapters)☆138Feb 24, 2026Updated 3 weeks ago
- A Fast, Low-Overhead On-chip Network☆272Updated this week
- VeeR EH1 core☆930May 29, 2023Updated 2 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,789Mar 13, 2026Updated last week
- Code generation tool for control and status registers☆450Mar 14, 2026Updated last week
- Verilog library for ASIC and FPGA designers☆1,397May 8, 2024Updated last year
- Must-have verilog systemverilog modules☆1,940Mar 12, 2026Updated last week
- Verilog Ethernet components for FPGA implementation☆2,879Feb 27, 2025Updated last year
- Functional verification project for the CORE-V family of RISC-V cores.☆663Mar 8, 2026Updated last week
- OpenTitan: Open source silicon root of trust☆3,238Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,396Feb 13, 2026Updated last month
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆239Jul 16, 2023Updated 2 years ago
- A dependency management tool for hardware projects.☆354Mar 12, 2026Updated last week
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆541Nov 26, 2024Updated last year
- Random instruction generator for RISC-V processor verification☆1,262Mar 5, 2026Updated 2 weeks ago
- cocotb: Python-based chip (RTL) verification☆2,284Mar 13, 2026Updated last week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,024Jun 27, 2024Updated last year
- SystemVerilog modules and classes commonly used for verification☆57Jan 5, 2026Updated 2 months ago
- Verilog Configurable Cache☆193Mar 9, 2026Updated last week
- Tile based architecture designed for computing efficiency, scalability and generality☆281Feb 20, 2026Updated last month
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆970Nov 15, 2024Updated last year
- A Linux-capable RISC-V multicore for and by the world☆784Updated this week
- RISC-V Debug Support for our PULP RISC-V Cores☆302Feb 4, 2026Updated last month
- An abstraction library for interfacing EDA tools☆754Mar 11, 2026Updated last week
- Various HDL (Verilog) IP Cores☆879Jul 1, 2021Updated 4 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Feb 23, 2026Updated 3 weeks ago