AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
☆1,593Jun 9, 2026Updated this week
Alternatives and similar repositories for axi
Users that are interested in axi are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog AXI components for FPGA implementation☆2,068Feb 27, 2025Updated last year
- Common SystemVerilog components☆755Updated this week
- AMBA AXI VIP☆464Jun 28, 2024Updated last year
- Verilog AXI stream components for FPGA implementation☆893Feb 27, 2025Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,243May 29, 2026Updated last week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Bus bridges and other odds and ends☆676Jun 2, 2026Updated last week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,960Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆669May 11, 2026Updated 3 weeks ago
- Verilog PCI express components☆1,608Apr 26, 2024Updated 2 years ago
- Parametric AXI4 crossbar in SystemVerilog☆232May 25, 2026Updated 2 weeks ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,907Jun 3, 2026Updated last week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆609May 26, 2026Updated 2 weeks ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆212Jun 3, 2026Updated last week
- Generic Register Interface (contains various adapters)☆140May 15, 2026Updated 3 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A Fast, Low-Overhead On-chip Network☆304Updated this week
- VeeR EH1 core☆949May 29, 2023Updated 3 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,854Mar 13, 2026Updated 2 months ago
- Code generation tool for control and status registers☆463May 30, 2026Updated last week
- Verilog Ethernet components for FPGA implementation☆2,982Feb 27, 2025Updated last year
- Verilog library for ASIC and FPGA designers☆1,420May 8, 2024Updated 2 years ago
- Must-have verilog systemverilog modules☆1,969Mar 12, 2026Updated 2 months ago
- OpenTitan: Open source silicon root of trust☆3,425Updated this week
- Functional verification project for the CORE-V family of RISC-V cores.☆684May 27, 2026Updated 2 weeks ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Package manager and build abstraction tool for FPGA/ASIC development☆1,417May 10, 2026Updated 3 weeks ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆246Jul 16, 2023Updated 2 years ago
- cocotb: Python-based chip (RTL) verification☆2,399Updated this week
- Tile based architecture designed for computing efficiency, scalability and generality☆292Apr 30, 2026Updated last month
- A dependency management tool for hardware projects.☆374Jun 2, 2026Updated last week
- Random instruction generator for RISC-V processor verification☆1,310Apr 3, 2026Updated 2 months ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆559Nov 26, 2024Updated last year
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,188Jun 27, 2024Updated last year
- A Linux-capable RISC-V multicore for and by the world☆809Updated this week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- SystemVerilog modules and classes commonly used for verification☆57Jan 5, 2026Updated 5 months ago
- Verilog Configurable Cache☆199May 25, 2026Updated 2 weeks ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆982Nov 15, 2024Updated last year
- RISC-V Debug Support for our PULP RISC-V Cores☆311Apr 1, 2026Updated 2 months ago
- An abstraction library for interfacing EDA tools☆770Apr 24, 2026Updated last month
- Various HDL (Verilog) IP Cores☆904Jul 1, 2021Updated 4 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Jun 2, 2026Updated last week