pulp-platform / axiLinks
AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
☆1,353Updated last week
Alternatives and similar repositories for axi
Users that are interested in axi are comparing it to the libraries listed below
Sorting:
- Verilog AXI components for FPGA implementation☆1,795Updated 5 months ago
- Common SystemVerilog components☆649Updated this week
- Verilog AXI stream components for FPGA implementation☆819Updated 5 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,109Updated 2 months ago
- Verilog PCI express components☆1,406Updated last year
- Random instruction generator for RISC-V processor verification☆1,153Updated 2 months ago
- 32-bit Superscalar RISC-V CPU☆1,086Updated 3 years ago
- Various HDL (Verilog) IP Cores☆828Updated 4 years ago
- Functional verification project for the CORE-V family of RISC-V cores.☆583Updated this week
- VeeR EH1 core☆889Updated 2 years ago
- Bus bridges and other odds and ends☆582Updated 4 months ago
- Contains the code examples from The UVM Primer Book sorted by chapters.☆564Updated 3 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,609Updated 2 weeks ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆509Updated 8 months ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆438Updated 3 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆598Updated last week
- AMBA bus lecture material☆456Updated 5 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆525Updated 2 weeks ago
- Verilog UART☆502Updated 5 months ago
- synthesiseable ieee 754 floating point library in verilog☆664Updated 2 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆502Updated 3 years ago
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆593Updated 7 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆926Updated 9 months ago
- lowRISC Style Guides☆448Updated 2 months ago
- Verilog I2C interface for FPGA implementation☆640Updated 5 months ago
- AMBA AXI VIP☆416Updated last year
- Verilog library for ASIC and FPGA designers☆1,330Updated last year
- cocotb: Python-based chip (RTL) verification☆2,058Updated this week
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆363Updated last year
- The UVM written in Python☆449Updated last month