AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
☆1,625Jul 17, 2026Updated this week
Alternatives and similar repositories for axi
Users that are interested in axi are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog AXI components for FPGA implementation☆2,095Feb 27, 2025Updated last year
- Common SystemVerilog components☆766Updated this week
- AMBA AXI VIP☆468Jun 28, 2024Updated 2 years ago
- Verilog AXI stream components for FPGA implementation☆905Feb 27, 2025Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,266May 29, 2026Updated last month
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Bus bridges and other odds and ends☆688Jun 2, 2026Updated last month
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,024Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆674Jul 7, 2026Updated last week
- Parametric AXI4 crossbar in SystemVerilog☆237May 25, 2026Updated last month
- Verilog PCI express components☆1,626Apr 26, 2024Updated 2 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,976Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆622Jul 2, 2026Updated 2 weeks ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆224Updated this week
- Generic Register Interface (contains various adapters)☆140Jul 2, 2026Updated 2 weeks ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,892Updated this week
- A Fast, Low-Overhead On-chip Network☆319Updated this week
- VeeR EH1 core☆955Updated this week
- Code generation tool for control and status registers☆462Updated this week
- Verilog Ethernet components for FPGA implementation☆3,037Feb 27, 2025Updated last year
- Verilog library for ASIC and FPGA designers☆1,433May 8, 2024Updated 2 years ago
- OpenTitan: Open source silicon root of trust☆3,553Updated this week
- Must-have verilog systemverilog modules☆1,997Mar 12, 2026Updated 4 months ago
- Functional verification project for the CORE-V family of RISC-V cores.☆700Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Package manager and build abstraction tool for FPGA/ASIC development☆1,435Jul 2, 2026Updated 2 weeks ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆246Jul 16, 2023Updated 3 years ago
- Tile based architecture designed for computing efficiency, scalability and generality☆300Jun 16, 2026Updated last month
- cocotb: Python-based chip (RTL) verification☆2,447Updated this week
- Random instruction generator for RISC-V processor verification☆1,325Apr 3, 2026Updated 3 months ago
- A dependency management tool for hardware projects.☆379Updated this week
- Verilog Configurable Cache☆196Jun 10, 2026Updated last month
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆560Nov 26, 2024Updated last year
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,267Jun 27, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆989Nov 15, 2024Updated last year
- A Linux-capable RISC-V multicore for and by the world☆823Jul 13, 2026Updated last week
- RISC-V Debug Support for our PULP RISC-V Cores☆316Jul 2, 2026Updated 2 weeks ago
- SystemVerilog modules and classes commonly used for verification☆57Jan 5, 2026Updated 6 months ago
- An abstraction library for interfacing EDA tools☆780Jul 2, 2026Updated 2 weeks ago
- Various HDL (Verilog) IP Cores☆924Jul 1, 2021Updated 5 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Jul 6, 2026Updated 2 weeks ago