AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
☆1,701Sep 17, 2026Updated this week
Alternatives and similar repositories for axi
Users that are interested in axi are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog AXI components for FPGA implementation☆2,142Feb 27, 2025Updated last year
- Common SystemVerilog components☆799Updated this week
- AMBA AXI VIP☆477Jun 28, 2024Updated 2 years ago
- Verilog AXI stream components for FPGA implementation☆918Feb 27, 2025Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,291Aug 26, 2026Updated 3 weeks ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Bus bridges and other odds and ends☆704Sep 11, 2026Updated last week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,120Updated this week
- Parametric AXI4 crossbar in SystemVerilog☆247May 25, 2026Updated 3 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆681Sep 8, 2026Updated last week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆240Updated this week
- Verilog PCI express components☆1,656Apr 26, 2024Updated 2 years ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,062Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆638Updated this week
- A Fast, Low-Overhead On-chip Network☆346Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Generic Register Interface (contains various adapters)☆140Aug 6, 2026Updated last month
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,937Updated this week
- VeeR EH1 core☆967Jul 16, 2026Updated 2 months ago
- Code generation tool for control and status registers☆471Sep 11, 2026Updated last week
- Verilog Ethernet components for FPGA implementation☆3,100Feb 27, 2025Updated last year
- Verilog library for ASIC and FPGA designers☆1,441May 8, 2024Updated 2 years ago
- OpenTitan: Open source silicon root of trust☆3,648Updated this week
- Must-have verilog systemverilog modules☆2,020Mar 12, 2026Updated 6 months ago
- Functional verification project for the CORE-V family of RISC-V cores.☆722Updated this week
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Package manager and build abstraction tool for FPGA/ASIC development☆1,461Sep 12, 2026Updated last week
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆248Jul 16, 2023Updated 3 years ago
- Tile based architecture designed for computing efficiency, scalability and generality☆303Updated this week
- cocotb: Python-based chip (RTL) verification☆2,508Updated this week
- Random instruction generator for RISC-V processor verification☆1,356Sep 4, 2026Updated 2 weeks ago
- A dependency management tool for hardware projects.☆393Updated this week
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆367Updated this week
- Verilog Configurable Cache☆197Jun 10, 2026Updated 3 months ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆569Nov 26, 2024Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,001Nov 15, 2024Updated last year
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,384Sep 7, 2026Updated last week
- SystemVerilog modules and classes commonly used for verification☆58Jan 5, 2026Updated 8 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆328Updated this week
- An abstraction library for interfacing EDA tools☆794Updated this week
- Various HDL (Verilog) IP Cores☆934Jul 1, 2021Updated 5 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Jul 20, 2026Updated last month