pulp-platform / axiLinks
AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
☆1,286Updated this week
Alternatives and similar repositories for axi
Users that are interested in axi are comparing it to the libraries listed below
Sorting:
- Verilog AXI components for FPGA implementation☆1,724Updated 3 months ago
- Verilog AXI stream components for FPGA implementation☆806Updated 3 months ago
- Common SystemVerilog components☆620Updated 3 weeks ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,077Updated this week
- Verilog PCI express components☆1,304Updated last year
- Bus bridges and other odds and ends☆560Updated last month
- Random instruction generator for RISC-V processor verification☆1,126Updated 3 months ago
- VeeR EH1 core☆878Updated 2 years ago
- Functional verification project for the CORE-V family of RISC-V cores.☆545Updated last week
- Various HDL (Verilog) IP Cores☆798Updated 3 years ago
- 32-bit Superscalar RISC-V CPU☆1,024Updated 3 years ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆426Updated 2 weeks ago
- A DDR3 memory controller in Verilog for various FPGAs☆461Updated 3 years ago
- AMBA bus lecture material☆439Updated 5 years ago
- AMBA AXI VIP☆401Updated 11 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆575Updated 2 weeks ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆497Updated 3 months ago
- synthesiseable ieee 754 floating point library in verilog☆636Updated 2 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,547Updated 2 weeks ago
- Contains the code examples from The UVM Primer Book sorted by chapters.☆534Updated 3 years ago
- Verilog UART☆487Updated 3 months ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆343Updated last year
- Verilog I2C interface for FPGA implementation☆612Updated 3 months ago
- The UVM written in Python☆429Updated last month
- Verilog library for ASIC and FPGA designers☆1,289Updated last year
- lowRISC Style Guides☆428Updated 8 months ago
- SystemVerilog to Verilog conversion☆630Updated last week
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆493Updated 6 months ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆914Updated 6 months ago
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆578Updated 7 years ago