AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
☆1,561Apr 22, 2026Updated last week
Alternatives and similar repositories for axi
Users that are interested in axi are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog AXI components for FPGA implementation☆2,030Feb 27, 2025Updated last year
- Common SystemVerilog components☆738Updated this week
- AMBA AXI VIP☆457Jun 28, 2024Updated last year
- Verilog AXI stream components for FPGA implementation☆885Feb 27, 2025Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,221Apr 17, 2026Updated last week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Bus bridges and other odds and ends☆662Mar 10, 2026Updated last month
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,906Apr 23, 2026Updated last week
- BaseJump STL: A Standard Template Library for SystemVerilog☆660Apr 7, 2026Updated 3 weeks ago
- Verilog PCI express components☆1,579Apr 26, 2024Updated 2 years ago
- An AXI4 crossbar implementation in SystemVerilog☆221Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,859Apr 14, 2026Updated 2 weeks ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆594Apr 20, 2026Updated last week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆207Apr 8, 2026Updated 3 weeks ago
- Generic Register Interface (contains various adapters)☆138Feb 24, 2026Updated 2 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A Fast, Low-Overhead On-chip Network☆288Updated this week
- VeeR EH1 core☆935May 29, 2023Updated 2 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,829Mar 13, 2026Updated last month
- Code generation tool for control and status registers☆455Apr 19, 2026Updated last week
- Verilog Ethernet components for FPGA implementation☆2,942Feb 27, 2025Updated last year
- Verilog library for ASIC and FPGA designers☆1,410May 8, 2024Updated last year
- Must-have verilog systemverilog modules☆1,949Mar 12, 2026Updated last month
- OpenTitan: Open source silicon root of trust☆3,328Updated this week
- Functional verification project for the CORE-V family of RISC-V cores.☆674Apr 16, 2026Updated 2 weeks ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Package manager and build abstraction tool for FPGA/ASIC development☆1,410Feb 13, 2026Updated 2 months ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆243Jul 16, 2023Updated 2 years ago
- cocotb: Python-based chip (RTL) verification☆2,339Updated this week
- Tile based architecture designed for computing efficiency, scalability and generality☆289Mar 30, 2026Updated last month
- A dependency management tool for hardware projects.☆365Apr 22, 2026Updated last week
- Random instruction generator for RISC-V processor verification☆1,288Apr 3, 2026Updated 3 weeks ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆546Nov 26, 2024Updated last year
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,121Jun 27, 2024Updated last year
- SystemVerilog modules and classes commonly used for verification☆56Jan 5, 2026Updated 3 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Verilog Configurable Cache☆196Mar 9, 2026Updated last month
- A Linux-capable RISC-V multicore for and by the world☆798Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆978Nov 15, 2024Updated last year
- RISC-V Debug Support for our PULP RISC-V Cores☆308Apr 1, 2026Updated last month
- An abstraction library for interfacing EDA tools☆762Updated this week
- Various HDL (Verilog) IP Cores☆895Jul 1, 2021Updated 4 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Feb 23, 2026Updated 2 months ago