AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
☆1,607Jun 26, 2026Updated this week
Alternatives and similar repositories for axi
Users that are interested in axi are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog AXI components for FPGA implementation☆2,078Feb 27, 2025Updated last year
- Common SystemVerilog components☆762Updated this week
- AMBA AXI VIP☆468Jun 28, 2024Updated 2 years ago
- Verilog AXI stream components for FPGA implementation☆898Feb 27, 2025Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,255May 29, 2026Updated last month
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Bus bridges and other odds and ends☆683Jun 2, 2026Updated 3 weeks ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,983Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆671Jun 16, 2026Updated 2 weeks ago
- Verilog PCI express components☆1,615Apr 26, 2024Updated 2 years ago
- Parametric AXI4 crossbar in SystemVerilog☆237May 25, 2026Updated last month
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,933Jun 11, 2026Updated 2 weeks ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆617May 26, 2026Updated last month
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆219Jun 23, 2026Updated last week
- Generic Register Interface (contains various adapters)☆140May 15, 2026Updated last month
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A Fast, Low-Overhead On-chip Network☆313Updated this week
- VeeR EH1 core☆950May 29, 2023Updated 3 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,872Jun 22, 2026Updated last week
- Code generation tool for control and status registers☆464May 30, 2026Updated last month
- Verilog Ethernet components for FPGA implementation☆3,008Feb 27, 2025Updated last year
- OpenTitan: Open source silicon root of trust☆3,488Updated this week
- Verilog library for ASIC and FPGA designers☆1,429May 8, 2024Updated 2 years ago
- Must-have verilog systemverilog modules☆1,983Mar 12, 2026Updated 3 months ago
- Functional verification project for the CORE-V family of RISC-V cores.☆687Jun 22, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Package manager and build abstraction tool for FPGA/ASIC development☆1,426Jun 17, 2026Updated last week
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆245Jul 16, 2023Updated 2 years ago
- cocotb: Python-based chip (RTL) verification☆2,422Updated this week
- Tile based architecture designed for computing efficiency, scalability and generality☆299Jun 16, 2026Updated 2 weeks ago
- A dependency management tool for hardware projects.☆378Updated this week
- Random instruction generator for RISC-V processor verification☆1,316Apr 3, 2026Updated 2 months ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆558Nov 26, 2024Updated last year
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,233Jun 27, 2024Updated 2 years ago
- A Linux-capable RISC-V multicore for and by the world☆812Jun 5, 2026Updated 3 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SystemVerilog modules and classes commonly used for verification☆57Jan 5, 2026Updated 5 months ago
- Verilog Configurable Cache☆200Jun 10, 2026Updated 2 weeks ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆985Nov 15, 2024Updated last year
- RISC-V Debug Support for our PULP RISC-V Cores☆314Updated this week
- An abstraction library for interfacing EDA tools☆771Jun 17, 2026Updated last week
- Various HDL (Verilog) IP Cores☆914Jul 1, 2021Updated 4 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Jun 2, 2026Updated 3 weeks ago