AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
☆1,581May 15, 2026Updated this week
Alternatives and similar repositories for axi
Users that are interested in axi are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog AXI components for FPGA implementation☆2,044Feb 27, 2025Updated last year
- Common SystemVerilog components☆747May 7, 2026Updated last week
- AMBA AXI VIP☆459Jun 28, 2024Updated last year
- Verilog AXI stream components for FPGA implementation☆890Feb 27, 2025Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,231Apr 17, 2026Updated last month
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Bus bridges and other odds and ends☆669Mar 10, 2026Updated 2 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,939May 13, 2026Updated last week
- BaseJump STL: A Standard Template Library for SystemVerilog☆664May 11, 2026Updated last week
- Verilog PCI express components☆1,596Apr 26, 2024Updated 2 years ago
- An AXI4 crossbar implementation in SystemVerilog☆230Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,875May 7, 2026Updated 2 weeks ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆603May 7, 2026Updated 2 weeks ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆212Updated this week
- Generic Register Interface (contains various adapters)☆140Feb 24, 2026Updated 2 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A Fast, Low-Overhead On-chip Network☆294May 12, 2026Updated last week
- VeeR EH1 core☆942May 29, 2023Updated 2 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,846Mar 13, 2026Updated 2 months ago
- Code generation tool for control and status registers☆455Apr 19, 2026Updated last month
- Verilog Ethernet components for FPGA implementation☆2,959Feb 27, 2025Updated last year
- Verilog library for ASIC and FPGA designers☆1,415May 8, 2024Updated 2 years ago
- Must-have verilog systemverilog modules☆1,958Mar 12, 2026Updated 2 months ago
- OpenTitan: Open source silicon root of trust☆3,376Updated this week
- Functional verification project for the CORE-V family of RISC-V cores.☆683Apr 16, 2026Updated last month
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Package manager and build abstraction tool for FPGA/ASIC development☆1,417May 10, 2026Updated last week
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆245Jul 16, 2023Updated 2 years ago
- cocotb: Python-based chip (RTL) verification☆2,371Updated this week
- Tile based architecture designed for computing efficiency, scalability and generality☆290Apr 30, 2026Updated 2 weeks ago
- A dependency management tool for hardware projects.☆367Apr 30, 2026Updated 3 weeks ago
- Random instruction generator for RISC-V processor verification☆1,298Apr 3, 2026Updated last month
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆552Nov 26, 2024Updated last year
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,149Jun 27, 2024Updated last year
- SystemVerilog modules and classes commonly used for verification☆57Jan 5, 2026Updated 4 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Verilog Configurable Cache☆198Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆980Nov 15, 2024Updated last year
- A Linux-capable RISC-V multicore for and by the world☆803Apr 24, 2026Updated 3 weeks ago
- RISC-V Debug Support for our PULP RISC-V Cores☆310Apr 1, 2026Updated last month
- An abstraction library for interfacing EDA tools☆770Apr 24, 2026Updated 3 weeks ago
- Various HDL (Verilog) IP Cores☆902Jul 1, 2021Updated 4 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated this week