AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
☆1,500Updated this week
Alternatives and similar repositories for axi
Users that are interested in axi are comparing it to the libraries listed below
Sorting:
- Verilog AXI components for FPGA implementation☆1,965Feb 27, 2025Updated last year
- Common SystemVerilog components☆713Updated this week
- Verilog AXI stream components for FPGA implementation☆862Feb 27, 2025Updated last year
- AMBA AXI VIP☆449Jun 28, 2024Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,187May 26, 2025Updated 9 months ago
- Bus bridges and other odds and ends☆639Apr 14, 2025Updated 10 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆649Jan 19, 2026Updated last month
- Verilog PCI express components☆1,539Apr 26, 2024Updated last year
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆196Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,817Feb 18, 2026Updated last week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆570Oct 21, 2025Updated 4 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,771Feb 17, 2026Updated last week
- Generic Register Interface (contains various adapters)☆136Feb 14, 2026Updated 2 weeks ago
- VeeR EH1 core☆927May 29, 2023Updated 2 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,776Dec 22, 2025Updated 2 months ago
- Functional verification project for the CORE-V family of RISC-V cores.☆661Updated this week
- Verilog library for ASIC and FPGA designers☆1,392May 8, 2024Updated last year
- A Fast, Low-Overhead On-chip Network☆269Updated this week
- An AXI4 crossbar implementation in SystemVerilog☆212Sep 2, 2025Updated 5 months ago
- Verilog Ethernet components for FPGA implementation☆2,858Feb 27, 2025Updated last year
- Code generation tool for control and status registers☆448Jan 7, 2026Updated last month
- Must-have verilog systemverilog modules☆1,929Feb 19, 2026Updated last week
- Tile based architecture designed for computing efficiency, scalability and generality☆279Feb 20, 2026Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,389Feb 13, 2026Updated 2 weeks ago
- cocotb: Python-based chip (RTL) verification☆2,255Feb 21, 2026Updated last week
- A Linux-capable RISC-V multicore for and by the world☆769Feb 9, 2026Updated 2 weeks ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆258Nov 6, 2024Updated last year
- Verilog Configurable Cache☆192Feb 17, 2026Updated last week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆963Nov 15, 2024Updated last year
- Random instruction generator for RISC-V processor verification☆1,253Oct 1, 2025Updated 5 months ago
- Various HDL (Verilog) IP Cores☆876Jul 1, 2021Updated 4 years ago
- A dependency management tool for hardware projects.☆347Updated this week
- An abstraction library for interfacing EDA tools☆755Feb 18, 2026Updated last week
- 32-bit Superscalar RISC-V CPU☆1,179Sep 18, 2021Updated 4 years ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆542Nov 26, 2024Updated last year
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,966Jun 27, 2024Updated last year
- RISC-V Debug Support for our PULP RISC-V Cores☆295Feb 4, 2026Updated 3 weeks ago
- OpenTitan: Open source silicon root of trust☆3,152Updated this week
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆148Updated this week