AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
☆1,539Mar 31, 2026Updated last week
Alternatives and similar repositories for axi
Users that are interested in axi are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog AXI components for FPGA implementation☆2,010Feb 27, 2025Updated last year
- Common SystemVerilog components☆733Updated this week
- AMBA AXI VIP☆453Jun 28, 2024Updated last year
- Verilog AXI stream components for FPGA implementation☆879Feb 27, 2025Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,205May 26, 2025Updated 10 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Bus bridges and other odds and ends☆660Mar 10, 2026Updated last month
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,873Mar 23, 2026Updated 2 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆657Apr 3, 2026Updated last week
- An AXI4 crossbar implementation in SystemVerilog☆215Updated this week
- Verilog PCI express components☆1,564Apr 26, 2024Updated last year
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,824Feb 17, 2026Updated last month
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆202Mar 6, 2026Updated last month
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆587Updated this week
- Generic Register Interface (contains various adapters)☆138Feb 24, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- A Fast, Low-Overhead On-chip Network☆279Updated this week
- VeeR EH1 core☆933May 29, 2023Updated 2 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,807Mar 13, 2026Updated 3 weeks ago
- Code generation tool for control and status registers☆452Apr 2, 2026Updated last week
- Verilog library for ASIC and FPGA designers☆1,408May 8, 2024Updated last year
- Must-have verilog systemverilog modules☆1,945Mar 12, 2026Updated 3 weeks ago
- Verilog Ethernet components for FPGA implementation☆2,908Feb 27, 2025Updated last year
- OpenTitan: Open source silicon root of trust☆3,280Updated this week
- Functional verification project for the CORE-V family of RISC-V cores.☆671Apr 3, 2026Updated last week
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Package manager and build abstraction tool for FPGA/ASIC development☆1,407Feb 13, 2026Updated last month
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆242Jul 16, 2023Updated 2 years ago
- A dependency management tool for hardware projects.☆360Apr 2, 2026Updated last week
- cocotb: Python-based chip (RTL) verification☆2,312Apr 2, 2026Updated last week
- Random instruction generator for RISC-V processor verification☆1,276Apr 3, 2026Updated last week
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆543Nov 26, 2024Updated last year
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,077Jun 27, 2024Updated last year
- Tile based architecture designed for computing efficiency, scalability and generality☆288Mar 30, 2026Updated last week
- SystemVerilog modules and classes commonly used for verification☆57Jan 5, 2026Updated 3 months ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Verilog Configurable Cache☆194Mar 9, 2026Updated last month
- A Linux-capable RISC-V multicore for and by the world☆790Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆974Nov 15, 2024Updated last year
- RISC-V Debug Support for our PULP RISC-V Cores☆305Apr 1, 2026Updated last week
- An abstraction library for interfacing EDA tools☆757Apr 1, 2026Updated last week
- Various HDL (Verilog) IP Cores☆887Jul 1, 2021Updated 4 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Feb 23, 2026Updated last month