AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
☆1,714Sep 24, 2026Updated 2 weeks ago
Alternatives and similar repositories for axi
Users that are interested in axi are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog AXI components for FPGA implementation☆2,149Feb 27, 2025Updated last year
- Common SystemVerilog components☆807Sep 18, 2026Updated 2 weeks ago
- AMBA AXI VIP☆478Oct 1, 2026Updated last week
- Verilog AXI stream components for FPGA implementation☆921Feb 27, 2025Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,309Oct 1, 2026Updated last week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Bus bridges and other odds and ends☆705Sep 11, 2026Updated 3 weeks ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,150Updated this week
- Parametric AXI4 crossbar in SystemVerilog☆247May 25, 2026Updated 4 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆689Sep 28, 2026Updated last week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆246Updated this week
- Verilog PCI express components☆1,666Apr 26, 2024Updated 2 years ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,087Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆642Sep 14, 2026Updated 3 weeks ago
- A Fast, Low-Overhead On-chip Network☆357Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Generic Register Interface (contains various adapters)☆140Aug 6, 2026Updated 2 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,953Sep 23, 2026Updated 2 weeks ago
- VeeR EH1 core☆971Jul 16, 2026Updated 2 months ago
- Code generation tool for control and status registers☆471Sep 11, 2026Updated 3 weeks ago
- Verilog Ethernet components for FPGA implementation☆3,116Feb 27, 2025Updated last year
- Verilog library for ASIC and FPGA designers☆1,442May 8, 2024Updated 2 years ago
- OpenTitan: Open source silicon root of trust☆3,683Updated this week
- Must-have verilog systemverilog modules☆2,024Mar 12, 2026Updated 6 months ago
- Functional verification project for the CORE-V family of RISC-V cores.☆728Sep 14, 2026Updated 3 weeks ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Package manager and build abstraction tool for FPGA/ASIC development☆1,472Sep 25, 2026Updated 2 weeks ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆248Jul 16, 2023Updated 3 years ago
- Tile based architecture designed for computing efficiency, scalability and generality☆303Sep 20, 2026Updated 2 weeks ago
- cocotb: Python-based chip (RTL) verification☆2,538Updated this week
- Random instruction generator for RISC-V processor verification☆1,362Sep 21, 2026Updated 2 weeks ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆375Updated this week
- A dependency management tool for hardware projects.☆395Oct 1, 2026Updated last week
- Verilog Configurable Cache☆197Sep 21, 2026Updated 2 weeks ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆572Nov 26, 2024Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,006Nov 15, 2024Updated last year
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,391Sep 7, 2026Updated last month
- A Linux-capable RISC-V multicore for and by the world☆835Updated this week
- SystemVerilog modules and classes commonly used for verification☆58Jan 5, 2026Updated 9 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆330Sep 15, 2026Updated 3 weeks ago
- An abstraction library for interfacing EDA tools☆802Sep 15, 2026Updated 3 weeks ago
- Various HDL (Verilog) IP Cores☆936Jul 1, 2021Updated 5 years ago