AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
☆1,650Aug 5, 2026Updated this week
Alternatives and similar repositories for axi
Users that are interested in axi are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog AXI components for FPGA implementation☆2,109Feb 27, 2025Updated last year
- Common SystemVerilog components☆777Jul 29, 2026Updated last week
- AMBA AXI VIP☆470Jun 28, 2024Updated 2 years ago
- Verilog AXI stream components for FPGA implementation☆910Feb 27, 2025Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,274May 29, 2026Updated 2 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Bus bridges and other odds and ends☆691Jun 2, 2026Updated 2 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,060Updated this week
- Parametric AXI4 crossbar in SystemVerilog☆240May 25, 2026Updated 2 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆677Jul 7, 2026Updated last month
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆226Updated this week
- Verilog PCI express components☆1,637Apr 26, 2024Updated 2 years ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,004Jul 28, 2026Updated last week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆630Jul 24, 2026Updated 2 weeks ago
- Generic Register Interface (contains various adapters)☆141Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A Fast, Low-Overhead On-chip Network☆325Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,904Updated this week
- VeeR EH1 core☆960Jul 16, 2026Updated 3 weeks ago
- Code generation tool for control and status registers☆464Jul 16, 2026Updated 3 weeks ago
- Verilog Ethernet components for FPGA implementation☆3,058Feb 27, 2025Updated last year
- Verilog library for ASIC and FPGA designers☆1,435May 8, 2024Updated 2 years ago
- OpenTitan: Open source silicon root of trust☆3,581Updated this week
- Must-have verilog systemverilog modules☆2,006Mar 12, 2026Updated 4 months ago
- Functional verification project for the CORE-V family of RISC-V cores.☆709Jul 17, 2026Updated 3 weeks ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Package manager and build abstraction tool for FPGA/ASIC development☆1,446Updated this week
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆246Jul 16, 2023Updated 3 years ago
- Tile based architecture designed for computing efficiency, scalability and generality☆302Jul 27, 2026Updated last week
- cocotb: Python-based chip (RTL) verification☆2,470Updated this week
- Random instruction generator for RISC-V processor verification☆1,337Apr 3, 2026Updated 4 months ago
- A dependency management tool for hardware projects.☆383Updated this week
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆357Updated this week
- Verilog Configurable Cache☆196Jun 10, 2026Updated last month
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆566Nov 26, 2024Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,309Jul 31, 2026Updated last week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆992Nov 15, 2024Updated last year
- A Linux-capable RISC-V multicore for and by the world☆824Jul 13, 2026Updated 3 weeks ago
- SystemVerilog modules and classes commonly used for verification☆57Jan 5, 2026Updated 7 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆321Updated this week
- An abstraction library for interfacing EDA tools☆784Updated this week
- Various HDL (Verilog) IP Cores☆929Jul 1, 2021Updated 5 years ago