darklife / darkriscv
opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
☆2,173Updated last week
Alternatives and similar repositories for darkriscv:
Users that are interested in darkriscv are comparing it to the libraries listed below
- A small, light weight, RISC CPU soft core☆1,338Updated last month
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,545Updated 2 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,216Updated 6 months ago
- The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux☆2,337Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,784Updated 3 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,441Updated this week
- SERV - The SErial RISC-V CPU☆1,467Updated 3 weeks ago
- Verilog library for ASIC and FPGA designers☆1,235Updated 8 months ago
- RISC-V Cores, SoC platforms and SoCs☆855Updated 3 years ago
- Scala based HDL☆1,706Updated this week
- RISC-V CPU Core (RV32IM)☆1,325Updated 3 years ago
- GPGPU microprocessor architecture☆2,033Updated 2 months ago
- 32-bit Superscalar RISC-V CPU☆915Updated 3 years ago
- Source files for SiFive's Freedom platforms☆1,113Updated 3 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,721Updated this week
- RISC-V Tools (ISA Simulator and Tests)☆1,152Updated 2 years ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,026Updated 3 weeks ago
- VeeR EH1 core☆836Updated last year
- Rocket Chip Generator☆3,313Updated last month
- An open-source microcontroller system based on RISC-V☆917Updated 11 months ago
- A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent …☆1,648Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆999Updated 5 months ago
- Random instruction generator for RISC-V processor verification☆1,051Updated 4 months ago
- A directory of Western Digital’s RISC-V SweRV Cores☆858Updated 4 years ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆636Updated 2 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,232Updated this week
- educational microarchitectures for risc-v isa☆697Updated 5 months ago
- ☆924Updated last month
- Build your hardware, easily!☆3,115Updated this week
- chisel tutorial exercises and answers☆706Updated 3 years ago