darklife / darkriscvLinks
opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
☆2,420Updated 3 months ago
Alternatives and similar repositories for darkriscv
Users that are interested in darkriscv are comparing it to the libraries listed below
Sorting:
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,897Updated this week
- A small, light weight, RISC CPU soft core☆1,465Updated 2 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,649Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,715Updated last year
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,987Updated 5 months ago
- SERV - The SErial RISC-V CPU☆1,659Updated this week
- RISC-V CPU Core (RV32IM)☆1,554Updated 4 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,646Updated last month
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,111Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,130Updated 4 months ago
- 32-bit Superscalar RISC-V CPU☆1,106Updated 4 years ago
- VeeR EH1 core☆901Updated 2 years ago
- RISC-V Cores, SoC platforms and SoCs☆897Updated 4 years ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆1,882Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,999Updated 2 weeks ago
- Rocket Chip Generator☆3,579Updated last month
- Verilog library for ASIC and FPGA designers☆1,341Updated last year
- ☆1,069Updated last week
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆672Updated 3 months ago
- Random instruction generator for RISC-V processor verification☆1,180Updated 3 weeks ago
- An open-source microcontroller system based on RISC-V☆981Updated last year
- The Ultra-Low Power RISC-V Core☆1,624Updated 2 months ago
- Scala based HDL☆1,859Updated last week
- GPGPU microprocessor architecture☆2,131Updated 11 months ago
- RISC-V Tools (ISA Simulator and Tests)☆1,166Updated 2 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆936Updated 11 months ago
- OpenXuantie - OpenC910 Core☆1,331Updated last year
- Package manager and build abstraction tool for FPGA/ASIC development☆1,344Updated 2 weeks ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,069Updated last year
- educational microarchitectures for risc-v isa☆720Updated last month