darklife / darkriscvLinks
opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
☆2,391Updated last month
Alternatives and similar repositories for darkriscv
Users that are interested in darkriscv are comparing it to the libraries listed below
Sorting:
- A small, light weight, RISC CPU soft core☆1,449Updated 2 weeks ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,846Updated last month
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,629Updated last year
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,588Updated last week
- RISC-V CPU Core (RV32IM)☆1,519Updated 3 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,609Updated 2 weeks ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,956Updated 3 months ago
- 32-bit Superscalar RISC-V CPU☆1,086Updated 3 years ago
- Verilog library for ASIC and FPGA designers☆1,330Updated last year
- SERV - The SErial RISC-V CPU☆1,630Updated 2 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,109Updated 2 months ago
- VeeR EH1 core☆889Updated 2 years ago
- RISC-V Cores, SoC platforms and SoCs☆895Updated 4 years ago
- An open-source microcontroller system based on RISC-V☆971Updated last year
- Rocket Chip Generator☆3,521Updated 2 months ago
- Scala based HDL☆1,840Updated this week
- The Ultra-Low Power RISC-V Core☆1,568Updated 2 weeks ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆1,831Updated last week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,937Updated this week
- RISC-V Tools (ISA Simulator and Tests)☆1,171Updated 2 years ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆674Updated last month
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,097Updated 5 months ago
- Random instruction generator for RISC-V processor verification☆1,153Updated 2 months ago
- ☆1,043Updated 2 months ago
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆984Updated last week
- educational microarchitectures for risc-v isa☆719Updated 5 months ago
- GPGPU microprocessor architecture☆2,102Updated 9 months ago
- cocotb: Python-based chip (RTL) verification☆2,058Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,325Updated this week
- OpenXuantie - OpenC910 Core☆1,300Updated last year