opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
☆2,626Oct 12, 2026Updated this week
Alternatives and similar repositories for darkriscv
Users that are interested in darkriscv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,392Sep 7, 2026Updated last month
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,287Updated this week
- A small, light weight, RISC CPU soft core☆1,593Sep 16, 2026Updated last month
- SERV - The SErial RISC-V CPU☆1,902Aug 25, 2026Updated last month
- RISC-V CPU Core (RV32IM)☆1,804Sep 18, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,160Updated this week
- 32-bit Superscalar RISC-V CPU☆1,315Sep 18, 2021Updated 5 years ago
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,855Mar 24, 2021Updated 5 years ago
- The Ultra-Low Power RISC-V Core☆1,941Sep 25, 2026Updated 3 weeks ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,113Updated this week
- VeeR EH1 core☆971Jul 16, 2026Updated 3 months ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,007Nov 15, 2024Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,314Updated this week
- Rocket Chip Generator☆3,886Sep 13, 2026Updated last month
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,295Updated this week
- RISC-V CPU Core☆453Jun 24, 2025Updated last year
- Verilog Ethernet components for FPGA implementation☆3,126Feb 27, 2025Updated last year
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,261Oct 8, 2026Updated last week
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆697Jul 16, 2025Updated last year
- GPGPU microprocessor architecture☆2,228Nov 8, 2024Updated last year
- Build your hardware, easily!☆4,161Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,724Sep 24, 2026Updated 3 weeks ago
- Verilog library for ASIC and FPGA designers☆1,442May 8, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,215Oct 3, 2026Updated 2 weeks ago
- A directory of Western Digital’s RISC-V SweRV Cores☆884Mar 26, 2020Updated 6 years ago
- Chisel: A Modern Hardware Design Language☆4,809Updated this week
- Must-have verilog systemverilog modules☆2,028Mar 12, 2026Updated 7 months ago
- Verilog AXI components for FPGA implementation☆2,157Feb 27, 2025Updated last year
- RISC-V XV6/Linux SoC, marchID: 0x2b, 0x34☆1,124May 29, 2026Updated 4 months ago
- Various HDL (Verilog) IP Cores☆935Jul 1, 2021Updated 5 years ago
- IC design and development should be faster，simpler and more reliable☆2,027Dec 31, 2021Updated 4 years ago
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,734Nov 18, 2025Updated 10 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Random instruction generator for RISC-V processor verification☆1,367Sep 21, 2026Updated 3 weeks ago
- Yosys Open SYnthesis Suite☆4,816Updated this week
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆426Oct 10, 2026Updated last week
- RISC-V Cores, SoC platforms and SoCs☆930Mar 26, 2021Updated 5 years ago
- Verilator open-source SystemVerilog simulator and lint system☆4,015Updated this week
- Simple RISC-V 3-stage Pipeline in Chisel☆620Aug 9, 2024Updated 2 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆284Nov 6, 2024Updated last year