opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
☆2,511Jan 7, 2026Updated 2 months ago
Alternatives and similar repositories for darkriscv
Users that are interested in darkriscv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,044Jun 27, 2024Updated last year
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,075Feb 11, 2026Updated last month
- A small, light weight, RISC CPU soft core☆1,526Dec 8, 2025Updated 3 months ago
- SERV - The SErial RISC-V CPU☆1,773Feb 19, 2026Updated last month
- RISC-V CPU Core (RV32IM)☆1,678Sep 18, 2021Updated 4 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,851Updated this week
- 32-bit Superscalar RISC-V CPU☆1,197Sep 18, 2021Updated 4 years ago
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,827Mar 24, 2021Updated 5 years ago
- The Ultra-Low Power RISC-V Core☆1,787Aug 6, 2025Updated 7 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,804Feb 17, 2026Updated last month
- VeeR EH1 core☆931May 29, 2023Updated 2 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆970Nov 15, 2024Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,197May 26, 2025Updated 10 months ago
- Rocket Chip Generator☆3,730Feb 25, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,004Updated this week
- RISC-V CPU Core☆417Jun 24, 2025Updated 9 months ago
- Verilog Ethernet components for FPGA implementation☆2,891Feb 27, 2025Updated last year
- GPGPU microprocessor architecture☆2,179Nov 8, 2024Updated last year
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,111Mar 11, 2026Updated 2 weeks ago
- Build your hardware, easily!☆3,787Updated this week
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆685Jul 16, 2025Updated 8 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,528Mar 18, 2026Updated last week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,157Feb 21, 2026Updated last month
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Verilog library for ASIC and FPGA designers☆1,397May 8, 2024Updated last year
- Must-have verilog systemverilog modules☆1,940Mar 12, 2026Updated 2 weeks ago
- Chisel: A Modern Hardware Design Language☆4,615Updated this week
- Verilog AXI components for FPGA implementation☆1,996Feb 27, 2025Updated last year
- Various HDL (Verilog) IP Cores☆882Jul 1, 2021Updated 4 years ago
- RISC-V XV6/Linux SoC, marchID: 0x2b☆1,076Mar 3, 2026Updated 3 weeks ago
- IC design and development should be faster，simpler and more reliable☆1,986Dec 31, 2021Updated 4 years ago
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,442Nov 18, 2025Updated 4 months ago
- Random instruction generator for RISC-V processor verification☆1,265Mar 5, 2026Updated 3 weeks ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆418Updated this week
- Yosys Open SYnthesis Suite☆4,348Updated this week
- RISC-V Cores, SoC platforms and SoCs☆920Mar 26, 2021Updated 5 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆604Aug 9, 2024Updated last year
- Verilator open-source SystemVerilog simulator and lint system☆3,468Updated this week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆264Nov 6, 2024Updated last year
- A Linux-capable RISC-V multicore for and by the world☆787Updated this week