opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
☆2,588May 12, 2026Updated 2 months ago
Alternatives and similar repositories for darkriscv
Users that are interested in darkriscv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,286Jun 27, 2024Updated 2 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,206Feb 11, 2026Updated 5 months ago
- A small, light weight, RISC CPU soft core☆1,570Dec 8, 2025Updated 7 months ago
- SERV - The SErial RISC-V CPU☆1,838Jul 10, 2026Updated 2 weeks ago
- RISC-V CPU Core (RV32IM)☆1,756Sep 18, 2021Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,038Updated this week
- 32-bit Superscalar RISC-V CPU☆1,284Sep 18, 2021Updated 4 years ago
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,848Mar 24, 2021Updated 5 years ago
- The Ultra-Low Power RISC-V Core☆1,890Aug 6, 2025Updated 11 months ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆1,989Updated this week
- VeeR EH1 core☆957Jul 16, 2026Updated last week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆991Nov 15, 2024Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,269May 29, 2026Updated last month
- Rocket Chip Generator☆3,826Jun 2, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,188Updated this week
- RISC-V CPU Core☆443Jun 24, 2025Updated last year
- Verilog Ethernet components for FPGA implementation☆3,045Feb 27, 2025Updated last year
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,201Updated this week
- GPGPU microprocessor architecture☆2,211Nov 8, 2024Updated last year
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆691Jul 16, 2025Updated last year
- Build your hardware, easily!☆4,020Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,638Updated this week
- Verilog library for ASIC and FPGA designers☆1,435May 8, 2024Updated 2 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,186Jul 15, 2026Updated last week
- A directory of Western Digital’s RISC-V SweRV Cores☆882Mar 26, 2020Updated 6 years ago
- Chisel: A Modern Hardware Design Language☆4,740Updated this week
- Must-have verilog systemverilog modules☆2,001Mar 12, 2026Updated 4 months ago
- Verilog AXI components for FPGA implementation☆2,100Feb 27, 2025Updated last year
- RISC-V XV6/Linux SoC, marchID: 0x2b, 0x34☆1,101May 29, 2026Updated last month
- Various HDL (Verilog) IP Cores☆926Jul 1, 2021Updated 5 years ago
- IC design and development should be faster，simpler and more reliable☆2,002Dec 31, 2021Updated 4 years ago
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,614Nov 18, 2025Updated 8 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Random instruction generator for RISC-V processor verification☆1,330Apr 3, 2026Updated 3 months ago
- Yosys Open SYnthesis Suite☆4,629Updated this week
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆425Jul 10, 2026Updated 2 weeks ago
- RISC-V Cores, SoC platforms and SoCs☆927Mar 26, 2021Updated 5 years ago
- Verilator open-source SystemVerilog simulator and lint system☆3,779Updated this week
- Simple RISC-V 3-stage Pipeline in Chisel☆619Aug 9, 2024Updated last year
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆275Nov 6, 2024Updated last year