opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
☆2,579May 12, 2026Updated last month
Alternatives and similar repositories for darkriscv
Users that are interested in darkriscv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,248Jun 27, 2024Updated 2 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,185Feb 11, 2026Updated 4 months ago
- A small, light weight, RISC CPU soft core☆1,559Dec 8, 2025Updated 7 months ago
- SERV - The SErial RISC-V CPU☆1,826Jun 17, 2026Updated 3 weeks ago
- RISC-V CPU Core (RV32IM)☆1,743Sep 18, 2021Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,997Updated this week
- 32-bit Superscalar RISC-V CPU☆1,270Sep 18, 2021Updated 4 years ago
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,849Mar 24, 2021Updated 5 years ago
- The Ultra-Low Power RISC-V Core☆1,867Aug 6, 2025Updated 11 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,944Updated this week
- VeeR EH1 core☆952May 29, 2023Updated 3 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆988Nov 15, 2024Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,258May 29, 2026Updated last month
- Rocket Chip Generator☆3,803Jun 2, 2026Updated last month
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,168Updated this week
- RISC-V CPU Core☆441Jun 24, 2025Updated last year
- Verilog Ethernet components for FPGA implementation☆3,020Feb 27, 2025Updated last year
- GPGPU microprocessor architecture☆2,204Nov 8, 2024Updated last year
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆689Jul 16, 2025Updated 11 months ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,194Jun 26, 2026Updated last week
- Build your hardware, easily!☆3,978Updated this week
- Verilog library for ASIC and FPGA designers☆1,431May 8, 2024Updated 2 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,616Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,183Jun 29, 2026Updated last week
- Must-have verilog systemverilog modules☆1,989Mar 12, 2026Updated 3 months ago
- Chisel: A Modern Hardware Design Language☆4,711Updated this week
- Verilog AXI components for FPGA implementation☆2,082Feb 27, 2025Updated last year
- RISC-V XV6/Linux SoC, marchID: 0x2b, 0x34☆1,095May 29, 2026Updated last month
- Various HDL (Verilog) IP Cores☆915Jul 1, 2021Updated 5 years ago
- IC design and development should be faster，simpler and more reliable☆2,002Dec 31, 2021Updated 4 years ago
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,571Nov 18, 2025Updated 7 months ago
- Yosys Open SYnthesis Suite☆4,566Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Random instruction generator for RISC-V processor verification☆1,320Apr 3, 2026Updated 3 months ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆425Updated this week
- RISC-V Cores, SoC platforms and SoCs☆928Mar 26, 2021Updated 5 years ago
- Verilator open-source SystemVerilog simulator and lint system☆3,707Jun 30, 2026Updated last week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆274Nov 6, 2024Updated last year
- Simple RISC-V 3-stage Pipeline in Chisel☆615Aug 9, 2024Updated last year
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆620May 26, 2026Updated last month