darklife / darkriscvView external linksLinks
opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
☆2,489Jan 7, 2026Updated last month
Alternatives and similar repositories for darkriscv
Users that are interested in darkriscv are comparing it to the libraries listed below
Sorting:
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,945Jun 27, 2024Updated last year
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,008Dec 15, 2025Updated last month
- SERV - The SErial RISC-V CPU☆1,746Feb 3, 2026Updated last week
- A small, light weight, RISC CPU soft core☆1,507Dec 8, 2025Updated 2 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,797Updated this week
- RISC-V CPU Core (RV32IM)☆1,640Sep 18, 2021Updated 4 years ago
- 32-bit Superscalar RISC-V CPU☆1,176Sep 18, 2021Updated 4 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,764Feb 7, 2026Updated last week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆962Nov 15, 2024Updated last year
- The Ultra-Low Power RISC-V Core☆1,733Aug 6, 2025Updated 6 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,183May 26, 2025Updated 8 months ago
- Rocket Chip Generator☆3,677Jan 9, 2026Updated last month
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,811Mar 24, 2021Updated 4 years ago
- VeeR EH1 core☆923May 29, 2023Updated 2 years ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆1,977Updated this week
- RISC-V CPU Core☆405Jun 24, 2025Updated 7 months ago
- Build your hardware, easily!☆3,722Updated this week
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆682Jul 16, 2025Updated 6 months ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,072Feb 5, 2026Updated last week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,149Dec 25, 2025Updated last month
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,492Updated this week
- GPGPU microprocessor architecture☆2,177Nov 8, 2024Updated last year
- Verilog Ethernet components for FPGA implementation☆2,850Feb 27, 2025Updated 11 months ago
- Verilog library for ASIC and FPGA designers☆1,392May 8, 2024Updated last year
- Chisel: A Modern Hardware Design Language☆4,567Updated this week
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,392Nov 18, 2025Updated 2 months ago
- RISC-V XV6/Linux SoC, marchID: 0x2b☆1,060Feb 4, 2026Updated last week
- Yosys Open SYnthesis Suite☆4,272Updated this week
- Must-have verilog systemverilog modules☆1,926Aug 2, 2025Updated 6 months ago
- Verilog AXI components for FPGA implementation☆1,952Feb 27, 2025Updated 11 months ago
- Various HDL (Verilog) IP Cores☆873Jul 1, 2021Updated 4 years ago
- A Linux-capable RISC-V multicore for and by the world☆759Feb 6, 2026Updated last week
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆417Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,342Feb 6, 2026Updated last week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆569Oct 21, 2025Updated 3 months ago
- Simple RISC-V 3-stage Pipeline in Chisel☆603Aug 9, 2024Updated last year
- Random instruction generator for RISC-V processor verification☆1,252Oct 1, 2025Updated 4 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆258Nov 6, 2024Updated last year
- RISC-V Cores, SoC platforms and SoCs☆911Mar 26, 2021Updated 4 years ago