opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
☆2,612Sep 4, 2026Updated 3 weeks ago
Alternatives and similar repositories for darkriscv
Users that are interested in darkriscv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,384Sep 7, 2026Updated 2 weeks ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,273Updated this week
- A small, light weight, RISC CPU soft core☆1,586Sep 16, 2026Updated last week
- SERV - The SErial RISC-V CPU☆1,888Aug 25, 2026Updated last month
- RISC-V CPU Core (RV32IM)☆1,796Sep 18, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,129Updated this week
- 32-bit Superscalar RISC-V CPU☆1,312Sep 18, 2021Updated 5 years ago
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,854Mar 24, 2021Updated 5 years ago
- The Ultra-Low Power RISC-V Core☆1,925Updated this week
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,068Updated this week
- VeeR EH1 core☆970Jul 16, 2026Updated 2 months ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,004Nov 15, 2024Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,299Aug 26, 2026Updated last month
- Rocket Chip Generator☆3,873Sep 13, 2026Updated 2 weeks ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,279Updated this week
- RISC-V CPU Core☆451Jun 24, 2025Updated last year
- Verilog Ethernet components for FPGA implementation☆3,103Feb 27, 2025Updated last year
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,245Sep 11, 2026Updated 2 weeks ago
- GPGPU microprocessor architecture☆2,225Nov 8, 2024Updated last year
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆697Jul 16, 2025Updated last year
- Build your hardware, easily!☆4,126Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,706Updated this week
- Verilog library for ASIC and FPGA designers☆1,442May 8, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,204Updated this week
- A directory of Western Digital’s RISC-V SweRV Cores☆883Mar 26, 2020Updated 6 years ago
- Chisel: A Modern Hardware Design Language☆4,791Updated this week
- Must-have verilog systemverilog modules☆2,021Mar 12, 2026Updated 6 months ago
- Verilog AXI components for FPGA implementation☆2,145Feb 27, 2025Updated last year
- RISC-V XV6/Linux SoC, marchID: 0x2b, 0x34☆1,118May 29, 2026Updated 3 months ago
- Various HDL (Verilog) IP Cores☆933Jul 1, 2021Updated 5 years ago
- IC design and development should be faster，simpler and more reliable☆2,022Dec 31, 2021Updated 4 years ago
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,699Nov 18, 2025Updated 10 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Random instruction generator for RISC-V processor verification☆1,357Updated this week
- Yosys Open SYnthesis Suite☆4,777Updated this week
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆426Updated this week
- RISC-V Cores, SoC platforms and SoCs☆928Mar 26, 2021Updated 5 years ago
- Verilator open-source SystemVerilog simulator and lint system☆3,957Updated this week
- Simple RISC-V 3-stage Pipeline in Chisel☆619Aug 9, 2024Updated 2 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆281Nov 6, 2024Updated last year