darklife / darkriscv
opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
☆2,247Updated this week
Alternatives and similar repositories for darkriscv:
Users that are interested in darkriscv are comparing it to the libraries listed below
- A small, light weight, RISC CPU soft core☆1,368Updated last month
- The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux☆2,413Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,370Updated 8 months ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,847Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,699Updated last month
- SERV - The SErial RISC-V CPU☆1,514Updated last week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,494Updated 3 weeks ago
- 32-bit Superscalar RISC-V CPU☆972Updated 3 years ago
- RISC-V CPU Core (RV32IM)☆1,398Updated 3 years ago
- Scala based HDL☆1,750Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,028Updated last month
- VeeR EH1 core☆862Updated last year
- Verilog library for ASIC and FPGA designers☆1,261Updated 10 months ago
- A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent …☆1,702Updated this week
- RISC-V Cores, SoC platforms and SoCs☆867Updated 3 years ago
- The Ultra-Low Power RISC-V Core☆1,441Updated 5 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,792Updated this week
- An open-source microcontroller system based on RISC-V☆943Updated last year
- Rocket Chip Generator☆3,383Updated this week
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆647Updated 4 months ago
- GPGPU microprocessor architecture☆2,051Updated 4 months ago
- educational microarchitectures for risc-v isa☆710Updated 2 weeks ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,256Updated this week
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆919Updated 2 weeks ago
- RISC-V Tools (ISA Simulator and Tests)☆1,158Updated 2 years ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,016Updated 6 months ago
- chisel tutorial exercises and answers☆714Updated 3 years ago
- A directory of Western Digital’s RISC-V SweRV Cores☆863Updated 4 years ago
- Verilog PCI express components☆1,247Updated 10 months ago
- cocotb: Python-based chip (RTL) verification☆1,922Updated this week