Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)
☆2,087Oct 6, 2026Updated this week
Alternatives and similar repositories for ibex
Users that are interested in ibex are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,309Oct 1, 2026Updated last week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,150Updated this week
- OpenTitan: Open source silicon root of trust☆3,683Updated this week
- VeeR EH1 core☆971Jul 16, 2026Updated 2 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,391Sep 7, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Random instruction generator for RISC-V processor verification☆1,362Sep 21, 2026Updated 2 weeks ago
- SERV - The SErial RISC-V CPU☆1,900Aug 25, 2026Updated last month
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,006Nov 15, 2024Updated last year
- Rocket Chip Generator☆3,881Sep 13, 2026Updated 3 weeks ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,281Sep 27, 2026Updated last week
- Functional verification project for the CORE-V family of RISC-V cores.☆728Sep 14, 2026Updated 3 weeks ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,714Sep 24, 2026Updated 2 weeks ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,472Sep 25, 2026Updated 2 weeks ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆572Nov 26, 2024Updated last year
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Common SystemVerilog components☆807Sep 18, 2026Updated 3 weeks ago
- An open-source microcontroller system based on RISC-V☆1,070Feb 6, 2024Updated 2 years ago
- 32-bit Superscalar RISC-V CPU☆1,313Sep 18, 2021Updated 5 years ago
- RISC-V CPU Core☆452Jun 24, 2025Updated last year
- A demo system for Ibex including debug support and some peripherals☆100Jul 16, 2026Updated 2 months ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆498May 8, 2026Updated 5 months ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,257Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,414Updated this week
- RISC-V Formal Verification Framework☆634Apr 6, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,623Sep 4, 2026Updated last month
- Verilator open-source SystemVerilog simulator and lint system☆3,990Updated this week
- VeeR EL2 Core☆345Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆689Sep 28, 2026Updated last week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆642Sep 14, 2026Updated 3 weeks ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,289Updated this week
- A Linux-capable RISC-V multicore for and by the world☆835Updated this week
- cocotb: Python-based chip (RTL) verification☆2,538Updated this week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,960Mar 25, 2026Updated 6 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Yosys Open SYnthesis Suite☆4,790Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,212Updated this week
- An abstraction library for interfacing EDA tools☆802Sep 15, 2026Updated 3 weeks ago
- RISC-V Cores, SoC platforms and SoCs☆929Mar 26, 2021Updated 5 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆284Nov 6, 2024Updated last year
- RISC-V CPU Core (RV32IM)☆1,798Sep 18, 2021Updated 5 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,953Sep 23, 2026Updated 2 weeks ago