lowRISC / ibexLinks
Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
☆1,595Updated this week
Alternatives and similar repositories for ibex
Users that are interested in ibex are comparing it to the libraries listed below
Sorting:
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,098Updated 2 months ago
- 32-bit Superscalar RISC-V CPU☆1,066Updated 3 years ago
- Random instruction generator for RISC-V processor verification☆1,144Updated last month
- VeeR EH1 core☆885Updated 2 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,339Updated last week
- RISC-V Cores, SoC platforms and SoCs☆894Updated 4 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆925Updated 8 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,915Updated this week
- A Linux-capable RISC-V multicore for and by the world☆718Updated 3 months ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆672Updated 2 weeks ago
- The OpenPiton Platform☆721Updated last week
- SERV - The SErial RISC-V CPU☆1,615Updated last month
- cocotb: Python-based chip (RTL) verification☆2,050Updated this week
- Functional verification project for the CORE-V family of RISC-V cores.☆569Updated 3 weeks ago
- OpenXuantie - OpenC910 Core☆1,291Updated last year
- RISC-V CPU Core (RV32IM)☆1,507Updated 3 years ago
- A small, light weight, RISC CPU soft core☆1,438Updated 5 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,313Updated last month
- ☆578Updated 2 weeks ago
- Common SystemVerilog components☆637Updated last week
- ☆1,041Updated last month
- Verilog library for ASIC and FPGA designers☆1,320Updated last year
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,944Updated 2 months ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆505Updated 8 months ago
- RISC-V Formal Verification Framework☆605Updated 3 years ago
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆978Updated 2 weeks ago
- educational microarchitectures for risc-v isa☆718Updated 4 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,568Updated this week
- A directory of Western Digital’s RISC-V SweRV Cores☆871Updated 5 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,834Updated 3 weeks ago