Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
☆1,875May 7, 2026Updated last week
Alternatives and similar repositories for ibex
Users that are interested in ibex are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,231Apr 17, 2026Updated last month
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,939Updated this week
- OpenTitan: Open source silicon root of trust☆3,376Updated this week
- VeeR EH1 core☆942May 29, 2023Updated 2 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,149Jun 27, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Random instruction generator for RISC-V processor verification☆1,298Apr 3, 2026Updated last month
- SERV - The SErial RISC-V CPU☆1,795Feb 19, 2026Updated 3 months ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆980Nov 15, 2024Updated last year
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,142Feb 11, 2026Updated 3 months ago
- Functional verification project for the CORE-V family of RISC-V cores.☆683Apr 16, 2026Updated last month
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,581Updated this week
- Rocket Chip Generator☆3,768Apr 21, 2026Updated 3 weeks ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,417May 10, 2026Updated last week
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆552Nov 26, 2024Updated last year
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- An open-source microcontroller system based on RISC-V☆1,032Feb 6, 2024Updated 2 years ago
- Common SystemVerilog components☆747May 7, 2026Updated last week
- 32-bit Superscalar RISC-V CPU☆1,247Sep 18, 2021Updated 4 years ago
- RISC-V CPU Core☆428Jun 24, 2025Updated 10 months ago
- A demo system for Ibex including debug support and some peripherals☆96Jan 21, 2026Updated 3 months ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,161Mar 11, 2026Updated 2 months ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆481May 8, 2026Updated last week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,251Apr 29, 2026Updated 2 weeks ago
- RISC-V Formal Verification Framework☆631Apr 6, 2022Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Verilator open-source SystemVerilog simulator and lint system☆3,604May 12, 2026Updated last week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,553May 12, 2026Updated last week
- VeeR EL2 Core☆338May 13, 2026Updated last week
- BaseJump STL: A Standard Template Library for SystemVerilog☆664May 11, 2026Updated last week
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,061Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆603May 7, 2026Updated last week
- cocotb: Python-based chip (RTL) verification☆2,371Updated this week
- A Linux-capable RISC-V multicore for and by the world☆801Apr 24, 2026Updated 3 weeks ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,787Mar 25, 2026Updated last month
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Yosys Open SYnthesis Suite☆4,443Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,172Feb 21, 2026Updated 2 months ago
- An abstraction library for interfacing EDA tools☆770Apr 24, 2026Updated 3 weeks ago
- RISC-V Cores, SoC platforms and SoCs☆922Mar 26, 2021Updated 5 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆269Nov 6, 2024Updated last year
- RISC-V CPU Core (RV32IM)☆1,719Sep 18, 2021Updated 4 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,846Mar 13, 2026Updated 2 months ago