Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)
☆2,029Aug 20, 2026Updated last week
Alternatives and similar repositories for ibex
Users that are interested in ibex are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,278Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,086Updated this week
- OpenTitan: Open source silicon root of trust☆3,615Updated this week
- VeeR EH1 core☆964Jul 16, 2026Updated last month
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,366Jul 31, 2026Updated 3 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Random instruction generator for RISC-V processor verification☆1,350Apr 3, 2026Updated 4 months ago
- SERV - The SErial RISC-V CPU☆1,876Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆999Nov 15, 2024Updated last year
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,232Feb 11, 2026Updated 6 months ago
- Rocket Chip Generator☆3,852Jun 2, 2026Updated 2 months ago
- Functional verification project for the CORE-V family of RISC-V cores.☆713Aug 13, 2026Updated 2 weeks ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,668Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,453Updated this week
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆566Nov 26, 2024Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Common SystemVerilog components☆791Aug 21, 2026Updated last week
- An open-source microcontroller system based on RISC-V☆1,062Feb 6, 2024Updated 2 years ago
- 32-bit Superscalar RISC-V CPU☆1,296Sep 18, 2021Updated 4 years ago
- RISC-V CPU Core☆445Jun 24, 2025Updated last year
- A demo system for Ibex including debug support and some peripherals☆99Jul 16, 2026Updated last month
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆493May 8, 2026Updated 3 months ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,226Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,369Aug 19, 2026Updated last week
- RISC-V Formal Verification Framework☆634Apr 6, 2022Updated 4 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,601May 12, 2026Updated 3 months ago
- Verilator open-source SystemVerilog simulator and lint system☆3,885Updated this week
- VeeR EL2 Core☆344Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆680Jul 7, 2026Updated last month
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆632Jul 24, 2026Updated last month
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,245Updated this week
- A Linux-capable RISC-V multicore for and by the world☆827Jul 13, 2026Updated last month
- cocotb: Python-based chip (RTL) verification☆2,486Updated this week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,919Mar 25, 2026Updated 5 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Yosys Open SYnthesis Suite☆4,715Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,195Aug 18, 2026Updated last week
- An abstraction library for interfacing EDA tools☆790Aug 12, 2026Updated 2 weeks ago
- RISC-V Cores, SoC platforms and SoCs☆927Mar 26, 2021Updated 5 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆278Nov 6, 2024Updated last year
- RISC-V CPU Core (RV32IM)☆1,771Sep 18, 2021Updated 4 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,921Updated this week