Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)
☆2,062Sep 17, 2026Updated this week
Alternatives and similar repositories for ibex
Users that are interested in ibex are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,291Aug 26, 2026Updated 3 weeks ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,120Updated this week
- OpenTitan: Open source silicon root of trust☆3,648Updated this week
- VeeR EH1 core☆967Jul 16, 2026Updated 2 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,384Sep 7, 2026Updated last week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Random instruction generator for RISC-V processor verification☆1,356Sep 4, 2026Updated 2 weeks ago
- SERV - The SErial RISC-V CPU☆1,886Aug 25, 2026Updated 3 weeks ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,001Nov 15, 2024Updated last year
- Rocket Chip Generator☆3,869Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,262Sep 8, 2026Updated last week
- Functional verification project for the CORE-V family of RISC-V cores.☆722Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,701Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,461Sep 12, 2026Updated last week
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆569Nov 26, 2024Updated last year
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Common SystemVerilog components☆799Updated this week
- An open-source microcontroller system based on RISC-V☆1,067Feb 6, 2024Updated 2 years ago
- 32-bit Superscalar RISC-V CPU☆1,308Sep 18, 2021Updated 5 years ago
- RISC-V CPU Core☆449Jun 24, 2025Updated last year
- A demo system for Ibex including debug support and some peripherals☆99Jul 16, 2026Updated 2 months ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆498May 8, 2026Updated 4 months ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,238Sep 11, 2026Updated last week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,390Updated this week
- RISC-V Formal Verification Framework☆634Apr 6, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,611Sep 4, 2026Updated 2 weeks ago
- VeeR EL2 Core☆344Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,936Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆681Sep 8, 2026Updated last week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆638Updated this week
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,272Updated this week
- A Linux-capable RISC-V multicore for and by the world☆832Updated this week
- cocotb: Python-based chip (RTL) verification☆2,508Updated this week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,939Mar 25, 2026Updated 5 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Yosys Open SYnthesis Suite☆4,759Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,201Updated this week
- An abstraction library for interfacing EDA tools☆794Updated this week
- RISC-V Cores, SoC platforms and SoCs☆927Mar 26, 2021Updated 5 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆279Nov 6, 2024Updated last year
- RISC-V CPU Core (RV32IM)☆1,789Sep 18, 2021Updated 5 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,937Updated this week