Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
☆1,824Feb 17, 2026Updated last month
Alternatives and similar repositories for ibex
Users that are interested in ibex are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,205May 26, 2025Updated 10 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,873Mar 23, 2026Updated 2 weeks ago
- OpenTitan: Open source silicon root of trust☆3,280Updated this week
- VeeR EH1 core☆933May 29, 2023Updated 2 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,077Jun 27, 2024Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- Random instruction generator for RISC-V processor verification☆1,276Updated this week
- SERV - The SErial RISC-V CPU☆1,779Feb 19, 2026Updated last month
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆974Nov 15, 2024Updated last year
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,095Feb 11, 2026Updated last month
- Functional verification project for the CORE-V family of RISC-V cores.☆671Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,539Mar 31, 2026Updated last week
- Rocket Chip Generator☆3,734Feb 25, 2026Updated last month
- Package manager and build abstraction tool for FPGA/ASIC development☆1,407Feb 13, 2026Updated last month
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆543Nov 26, 2024Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- An open-source microcontroller system based on RISC-V☆1,022Feb 6, 2024Updated 2 years ago
- Common SystemVerilog components☆727Mar 31, 2026Updated last week
- 32-bit Superscalar RISC-V CPU☆1,223Sep 18, 2021Updated 4 years ago
- RISC-V CPU Core☆420Jun 24, 2025Updated 9 months ago
- A demo system for Ibex including debug support and some peripherals☆93Jan 21, 2026Updated 2 months ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,119Mar 11, 2026Updated 3 weeks ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆470May 15, 2025Updated 10 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,209Apr 1, 2026Updated last week
- RISC-V Formal Verification Framework☆628Apr 6, 2022Updated 4 years ago
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,527Jan 7, 2026Updated 3 months ago
- Verilator open-source SystemVerilog simulator and lint system☆3,517Updated this week
- VeeR EL2 Core☆326Mar 12, 2026Updated 3 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆657Apr 3, 2026Updated last week
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,019Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆587Updated this week
- A Linux-capable RISC-V multicore for and by the world☆790Updated this week
- cocotb: Python-based chip (RTL) verification☆2,312Apr 2, 2026Updated last week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,749Mar 25, 2026Updated 2 weeks ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,161Feb 21, 2026Updated last month
- Yosys Open SYnthesis Suite☆4,385Apr 3, 2026Updated last week
- An abstraction library for interfacing EDA tools☆757Apr 1, 2026Updated last week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆267Nov 6, 2024Updated last year
- RISC-V Cores, SoC platforms and SoCs☆920Mar 26, 2021Updated 5 years ago
- RISC-V CPU Core (RV32IM)☆1,692Sep 18, 2021Updated 4 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,807Mar 13, 2026Updated 3 weeks ago