Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
☆1,933Jun 11, 2026Updated 2 weeks ago
Alternatives and similar repositories for ibex
Users that are interested in ibex are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,255May 29, 2026Updated last month
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,983Updated this week
- OpenTitan: Open source silicon root of trust☆3,488Updated this week
- VeeR EH1 core☆950May 29, 2023Updated 3 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,222Jun 27, 2024Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Random instruction generator for RISC-V processor verification☆1,316Apr 3, 2026Updated 2 months ago
- SERV - The SErial RISC-V CPU☆1,822Jun 17, 2026Updated last week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆985Nov 15, 2024Updated last year
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,177Feb 11, 2026Updated 4 months ago
- Functional verification project for the CORE-V family of RISC-V cores.☆687Jun 22, 2026Updated last week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,603Jun 22, 2026Updated last week
- Rocket Chip Generator☆3,798Jun 2, 2026Updated 3 weeks ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,426Jun 17, 2026Updated last week
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆558Nov 26, 2024Updated last year
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- An open-source microcontroller system based on RISC-V☆1,042Feb 6, 2024Updated 2 years ago
- Common SystemVerilog components☆762Updated this week
- 32-bit Superscalar RISC-V CPU☆1,266Sep 18, 2021Updated 4 years ago
- RISC-V CPU Core☆439Jun 24, 2025Updated last year
- A demo system for Ibex including debug support and some peripherals☆97Jan 21, 2026Updated 5 months ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,186Updated this week
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆485May 8, 2026Updated last month
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,299Jun 22, 2026Updated last week
- RISC-V Formal Verification Framework☆633Apr 6, 2022Updated 4 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Verilator open-source SystemVerilog simulator and lint system☆3,700Updated this week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,571May 12, 2026Updated last month
- VeeR EL2 Core☆339Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆670Jun 16, 2026Updated last week
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,154Jun 16, 2026Updated last week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆617May 26, 2026Updated last month
- A Linux-capable RISC-V multicore for and by the world☆812Jun 5, 2026Updated 3 weeks ago
- cocotb: Python-based chip (RTL) verification☆2,422Updated this week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,839Mar 25, 2026Updated 3 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Yosys Open SYnthesis Suite☆4,553Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,182Feb 21, 2026Updated 4 months ago
- An abstraction library for interfacing EDA tools☆771Jun 17, 2026Updated last week
- RISC-V Cores, SoC platforms and SoCs☆929Mar 26, 2021Updated 5 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆273Nov 6, 2024Updated last year
- RISC-V CPU Core (RV32IM)☆1,740Sep 18, 2021Updated 4 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,872Jun 22, 2026Updated last week