lowRISC / ibexLinks
Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
☆1,609Updated 2 weeks ago
Alternatives and similar repositories for ibex
Users that are interested in ibex are comparing it to the libraries listed below
Sorting:
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,109Updated 2 months ago
- 32-bit Superscalar RISC-V CPU☆1,080Updated 3 years ago
- VeeR EH1 core☆889Updated 2 years ago
- Random instruction generator for RISC-V processor verification☆1,153Updated 2 months ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆926Updated 9 months ago
- RISC-V Cores, SoC platforms and SoCs☆895Updated 4 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,353Updated this week
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆674Updated last month
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,930Updated 2 weeks ago
- SERV - The SErial RISC-V CPU☆1,630Updated 2 months ago
- A Linux-capable RISC-V multicore for and by the world☆721Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,588Updated last week
- A small, light weight, RISC CPU soft core☆1,449Updated last week
- RISC-V CPU Core (RV32IM)☆1,519Updated 3 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,325Updated this week
- The OpenPiton Platform☆727Updated last month
- ☆1,042Updated 2 months ago
- cocotb: Python-based chip (RTL) verification☆2,058Updated this week
- Functional verification project for the CORE-V family of RISC-V cores.☆583Updated this week
- Verilog library for ASIC and FPGA designers☆1,327Updated last year
- RISC-V Formal Verification Framework☆607Updated 3 years ago
- ☆583Updated this week
- Common SystemVerilog components☆645Updated 3 weeks ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆509Updated 8 months ago
- OpenXuantie - OpenC910 Core☆1,300Updated last year
- An open-source static random access memory (SRAM) compiler.☆936Updated last month
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,846Updated last month
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,956Updated 3 months ago
- Digital Design with Chisel☆855Updated this week
- educational microarchitectures for risc-v isa☆719Updated 5 months ago