Alternatives and similar repositories for ibex:

Users that are interested in ibex are comparing it to the libraries listed below

• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,009Updated this week
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆1,063Updated last week
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆845Updated last year
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆1,742Updated this week
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,479Updated 2 weeks ago
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆936Updated 3 years ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,198Updated 2 weeks ago
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆639Updated 3 months ago
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆656Updated this week
• riscvarchive / riscv-cores-list
  RISC-V Cores, SoC platforms and SoCs
  ☆859Updated 3 years ago
• openhwgroup / cva6
  The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
  ☆2,372Updated this week
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,239Updated this week
• syntacore / scr1
  SCR1 is a high-quality open-source RISC-V MCU core in Verilog
  ☆896Updated 3 months ago
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆666Updated 4 months ago
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆1,883Updated this week
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆1,806Updated this week
• riscv-software-src / riscv-tests
  ☆937Updated last week
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆700Updated 6 months ago
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆801Updated last week
• SymbioticEDA / riscv-formal
  RISC-V Formal Verification Framework
  ☆591Updated 2 years ago
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,351Updated last week
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆570Updated last week
• chipsalliance / firrtl
  Flexible Intermediate Representation for RTL
  ☆737Updated 5 months ago
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,246Updated 9 months ago
• pulp-platform / pulp
  This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…
  ☆472Updated 2 months ago
• pulp-platform / pulpissimo
  This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…
  ☆399Updated 2 weeks ago
• openrisc / mor1kx
  mor1kx - an OpenRISC 1000 processor IP core
  ☆512Updated 4 months ago
• openhwgroup / core-v-verif
  Functional verification project for the CORE-V family of RISC-V cores.
  ☆489Updated this week
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆588Updated 2 months ago
• ultraembedded / riscv
  RISC-V CPU Core (RV32IM)
  ☆1,353Updated 3 years ago