Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
☆1,907Jun 3, 2026Updated this week
Alternatives and similar repositories for ibex
Users that are interested in ibex are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,243May 29, 2026Updated last week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,960Updated this week
- OpenTitan: Open source silicon root of trust☆3,425Updated this week
- VeeR EH1 core☆949May 29, 2023Updated 3 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,188Jun 27, 2024Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Random instruction generator for RISC-V processor verification☆1,309Apr 3, 2026Updated 2 months ago
- SERV - The SErial RISC-V CPU☆1,811Feb 19, 2026Updated 3 months ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆982Nov 15, 2024Updated last year
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,159Feb 11, 2026Updated 3 months ago
- Functional verification project for the CORE-V family of RISC-V cores.☆684May 27, 2026Updated last week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,591Jun 1, 2026Updated last week
- Rocket Chip Generator☆3,783Jun 2, 2026Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,417May 10, 2026Updated 3 weeks ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆559Nov 26, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An open-source microcontroller system based on RISC-V☆1,040Feb 6, 2024Updated 2 years ago
- Common SystemVerilog components☆755Updated this week
- 32-bit Superscalar RISC-V CPU☆1,256Sep 18, 2021Updated 4 years ago
- RISC-V CPU Core☆433Jun 24, 2025Updated 11 months ago
- A demo system for Ibex including debug support and some peripherals☆97Jan 21, 2026Updated 4 months ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,170Mar 11, 2026Updated 2 months ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆483May 8, 2026Updated last month
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,280Updated this week
- RISC-V Formal Verification Framework☆631Apr 6, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Verilator open-source SystemVerilog simulator and lint system☆3,654Updated this week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,561May 12, 2026Updated 3 weeks ago
- VeeR EL2 Core☆339Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆668May 11, 2026Updated 3 weeks ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,127Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆609May 26, 2026Updated 2 weeks ago
- A Linux-capable RISC-V multicore for and by the world☆809Updated this week
- cocotb: Python-based chip (RTL) verification☆2,399Updated this week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,816Mar 25, 2026Updated 2 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Yosys Open SYnthesis Suite☆4,513Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,179Feb 21, 2026Updated 3 months ago
- An abstraction library for interfacing EDA tools☆770Apr 24, 2026Updated last month
- RISC-V Cores, SoC platforms and SoCs☆929Mar 26, 2021Updated 5 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆270Nov 6, 2024Updated last year
- RISC-V CPU Core (RV32IM)☆1,731Sep 18, 2021Updated 4 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,854Mar 13, 2026Updated 2 months ago