Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
☆1,771Feb 17, 2026Updated last week
Alternatives and similar repositories for ibex
Users that are interested in ibex are comparing it to the libraries listed below
Sorting:
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,187May 26, 2025Updated 9 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura …☆2,817Feb 18, 2026Updated last week
- OpenTitan: Open source silicon root of trust☆3,152Updated this week
- VeeR EH1 core☆927May 29, 2023Updated 2 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,966Jun 27, 2024Updated last year
- SERV - The SErial RISC-V CPU☆1,757Feb 19, 2026Updated last week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆963Nov 15, 2024Updated last year
- Random instruction generator for RISC-V processor verification☆1,253Oct 1, 2025Updated 4 months ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,026Feb 11, 2026Updated 2 weeks ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,500Updated this week
- Rocket Chip Generator☆3,696Updated this week
- Functional verification project for the CORE-V family of RISC-V cores.☆661Updated this week
- 32-bit Superscalar RISC-V CPU☆1,179Sep 18, 2021Updated 4 years ago
- Common SystemVerilog components☆713Updated this week
- RISC-V CPU Core☆409Jun 24, 2025Updated 8 months ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆542Nov 26, 2024Updated last year
- Package manager and build abstraction tool for FPGA/ASIC development☆1,389Feb 13, 2026Updated 2 weeks ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,149Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,079Feb 5, 2026Updated 3 weeks ago
- An open-source microcontroller system based on RISC-V☆1,010Feb 6, 2024Updated 2 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,493Jan 7, 2026Updated last month
- RISC-V Formal Verification Framework☆625Apr 6, 2022Updated 3 years ago
- A Linux-capable RISC-V multicore for and by the world☆769Feb 9, 2026Updated 2 weeks ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆1,984Updated this week
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆461May 15, 2025Updated 9 months ago
- VeeR EL2 Core☆318Dec 29, 2025Updated 2 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆649Jan 19, 2026Updated last month
- Verilator open-source SystemVerilog simulator and lint system☆3,381Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆570Oct 21, 2025Updated 4 months ago
- cocotb: Python-based chip (RTL) verification☆2,255Feb 21, 2026Updated last week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,149Feb 21, 2026Updated last week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆258Nov 6, 2024Updated last year
- Yosys Open SYnthesis Suite☆4,293Updated this week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,717Sep 15, 2025Updated 5 months ago
- RISC-V CPU Core (RV32IM)☆1,646Sep 18, 2021Updated 4 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,776Dec 22, 2025Updated 2 months ago
- An abstraction library for interfacing EDA tools☆755Feb 18, 2026Updated last week
- A small, light weight, RISC CPU soft core☆1,509Dec 8, 2025Updated 2 months ago
- Build your hardware, easily!☆3,739Updated this week