lowRISC / ibexLinks
Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
☆1,635Updated last week
Alternatives and similar repositories for ibex
Users that are interested in ibex are comparing it to the libraries listed below
Sorting:
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,121Updated 4 months ago
- Random instruction generator for RISC-V processor verification☆1,171Updated 3 months ago
- VeeR EH1 core☆898Updated 2 years ago
- 32-bit Superscalar RISC-V CPU☆1,100Updated 4 years ago
- RISC-V Cores, SoC platforms and SoCs☆898Updated 4 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆935Updated 10 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,377Updated last week
- A Linux-capable RISC-V multicore for and by the world☆738Updated last week
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆674Updated 2 months ago
- A small, light weight, RISC CPU soft core☆1,466Updated last month
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,981Updated this week
- SERV - The SErial RISC-V CPU☆1,651Updated last week
- cocotb: Python-based chip (RTL) verification☆2,102Updated this week
- The OpenPiton Platform☆730Updated last week
- RISC-V CPU Core (RV32IM)☆1,541Updated 4 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,628Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,345Updated 3 weeks ago
- ☆594Updated last week
- Functional verification project for the CORE-V family of RISC-V cores.☆599Updated last week
- RISC-V Formal Verification Framework☆610Updated 3 years ago
- Verilog library for ASIC and FPGA designers☆1,339Updated last year
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆513Updated 10 months ago
- Common SystemVerilog components☆660Updated this week
- ☆1,060Updated 3 months ago
- SystemVerilog to Verilog conversion☆668Updated 3 months ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,976Updated 4 months ago
- Digital Design with Chisel☆863Updated last week
- educational microarchitectures for risc-v isa☆719Updated last month
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,886Updated 2 months ago
- OpenXuantie - OpenC910 Core☆1,321Updated last year