pulp-platform / pulp_socLinks
pulp_soc is the core building component of PULP based SoCs
☆80Updated 3 months ago
Alternatives and similar repositories for pulp_soc
Users that are interested in pulp_soc are comparing it to the libraries listed below
Sorting:
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆67Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆64Updated last month
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆61Updated 5 months ago
- Generic Register Interface (contains various adapters)☆121Updated last week
- Platform Level Interrupt Controller☆41Updated last year
- The multi-core cluster of a PULP system.☆101Updated this week
- An Open-Source Design and Verification Environment for RISC-V☆83Updated 4 years ago
- ☆96Updated last year
- Simple runtime for Pulp platforms☆48Updated last week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆105Updated last month
- A SystemVerilog source file pickler.☆57Updated 8 months ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆136Updated this week
- RISC-V Verification Interface☆94Updated 3 weeks ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆42Updated 2 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 4 months ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last year
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆105Updated 3 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆66Updated 6 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆165Updated this week
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆55Updated last year
- Verilator open-source SystemVerilog simulator and lint system☆39Updated 2 weeks ago
- For contributions of Chisel IP to the chisel community.☆61Updated 7 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆82Updated this week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆146Updated 7 months ago
- SystemVerilog modules and classes commonly used for verification☆48Updated 5 months ago
- ☆59Updated 4 years ago
- (System)Verilog to Chisel translator☆114Updated 3 years ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆98Updated 3 years ago