pulp_soc is the core building component of PULP based SoCs
☆84Mar 10, 2025Updated last year
Alternatives and similar repositories for pulp_soc
Users that are interested in pulp_soc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The multi-core cluster of a PULP system.☆114Jun 19, 2026Updated last week
- Generic Register Interface (contains various adapters)☆140May 15, 2026Updated last month
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆274Nov 6, 2024Updated last year
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆161Oct 31, 2024Updated last year
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆485May 8, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Common SystemVerilog components☆762Updated this week
- Verilog hardware abstraction library☆54Updated this week
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆225Jan 11, 2026Updated 5 months ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆558Nov 26, 2024Updated last year
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆20Jun 19, 2026Updated last week
- AXI Adapter(s) for RISC-V Atomic Operations☆66Jun 2, 2026Updated 3 weeks ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆206Jun 15, 2026Updated 2 weeks ago
- Functional verification project for the CORE-V family of RISC-V cores.☆687Jun 22, 2026Updated last week
- Simple runtime for Pulp platforms☆52Jun 18, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Jun 19, 2026Updated last week
- Tile based architecture designed for computing efficiency, scalability and generality☆299Jun 16, 2026Updated 2 weeks ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆617May 26, 2026Updated last month
- ☆126Apr 20, 2026Updated 2 months ago
- Wrapper for ETH Ariane Core☆21Sep 2, 2025Updated 9 months ago
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆127Jun 11, 2026Updated 2 weeks ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆92Updated this week
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆16Jun 19, 2026Updated last week
- ☆148Feb 29, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆92May 29, 2026Updated last month
- An example Hardware Processing Engine☆12Feb 4, 2023Updated 3 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,255May 29, 2026Updated last month
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆346Updated this week
- FuseSoC-based SoC for VeeR EH1 and EL2☆341Dec 11, 2024Updated last year
- ☆13Jan 14, 2021Updated 5 years ago
- Main Repo for the OpenHW Group Software Task Group☆17Mar 11, 2025Updated last year
- A Linux-capable RISC-V multicore for and by the world☆812Jun 5, 2026Updated 3 weeks ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆64Jun 27, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆91Aug 26, 2025Updated 10 months ago
- VeeR EL2 Core☆339Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆985Nov 15, 2024Updated last year
- RISC-V Debug Support for our PULP RISC-V Cores☆314Updated this week
- ☆27Aug 2, 2021Updated 4 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,607Updated this week
- Instruction Set Generator initially contributed by Futurewei☆309Oct 17, 2023Updated 2 years ago