pulp-platform / pulp_soc
pulp_soc is the core building component of PULP based SoCs
☆79Updated last week
Alternatives and similar repositories for pulp_soc:
Users that are interested in pulp_soc are comparing it to the libraries listed below
- Generic Register Interface (contains various adapters)☆111Updated 5 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆62Updated 6 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆60Updated 9 months ago
- The multi-core cluster of a PULP system.☆85Updated last week
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆48Updated last month
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 10 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆80Updated last week
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆135Updated 3 weeks ago
- Simple runtime for Pulp platforms☆42Updated this week
- RISC-V Verification Interface☆85Updated last month
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆137Updated 2 weeks ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆83Updated 4 years ago
- ☆88Updated last year
- Platform Level Interrupt Controller☆36Updated 10 months ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆143Updated 4 months ago
- An Open-Source Design and Verification Environment for RISC-V☆78Updated 3 years ago
- A SystemVerilog source file pickler.☆55Updated 4 months ago
- For contributions of Chisel IP to the chisel community.☆59Updated 4 months ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆63Updated last month
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆225Updated 4 months ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆87Updated this week
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆62Updated 2 months ago
- SystemVerilog modules and classes commonly used for verification☆46Updated 2 months ago
- RISC-V System on Chip Template☆156Updated last week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆66Updated last week
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆37Updated 2 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 4 years ago
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆53Updated last year
- FPGA reference design for the the Swerv EH1 Core☆71Updated 5 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆163Updated 4 months ago