pulp_soc is the core building component of PULP based SoCs
☆82Mar 10, 2025Updated 11 months ago
Alternatives and similar repositories for pulp_soc
Users that are interested in pulp_soc are comparing it to the libraries listed below
Sorting:
- The multi-core cluster of a PULP system.☆111Feb 2, 2026Updated 3 weeks ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆258Nov 6, 2024Updated last year
- Generic Register Interface (contains various adapters)☆136Feb 14, 2026Updated 2 weeks ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆155Oct 31, 2024Updated last year
- Common SystemVerilog components☆713Updated this week
- Simple runtime for Pulp platforms☆51Feb 2, 2026Updated 3 weeks ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆461May 15, 2025Updated 9 months ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆224Jan 11, 2026Updated last month
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆195Feb 12, 2026Updated 2 weeks ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated this week
- Functional verification project for the CORE-V family of RISC-V cores.☆661Updated this week
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 5 months ago
- Verilog hardware abstraction library☆46Updated this week
- Tile based architecture designed for computing efficiency, scalability and generality☆279Feb 20, 2026Updated last week
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆62Jun 27, 2025Updated 8 months ago
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆14Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆570Oct 21, 2025Updated 4 months ago
- Main Repo for the OpenHW Group Software Task Group☆17Mar 11, 2025Updated 11 months ago
- ☆123Nov 12, 2025Updated 3 months ago
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆119Updated this week
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆83Feb 5, 2026Updated 3 weeks ago
- ☆89Aug 26, 2025Updated 6 months ago
- Instruction Set Generator initially contributed by Futurewei☆306Oct 17, 2023Updated 2 years ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆318Feb 20, 2026Updated last week
- RISC-V Debug Support for our PULP RISC-V Cores☆295Feb 4, 2026Updated 3 weeks ago
- VeeR EL2 Core☆318Dec 29, 2025Updated 2 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,187May 26, 2025Updated 9 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆196Updated this week
- CORE-V Family of RISC-V Cores☆330Feb 13, 2025Updated last year
- ☆87Jan 30, 2026Updated last month
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,500Updated this week
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆148Updated this week
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆20Feb 10, 2026Updated 2 weeks ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆963Nov 15, 2024Updated last year
- ☆148Feb 29, 2024Updated 2 years ago
- RISC-V System on Chip Template☆160Aug 18, 2025Updated 6 months ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆335Dec 11, 2024Updated last year
- ☆20Updated this week
- Business Rule Engine Hardware Accelerator☆14Jun 18, 2020Updated 5 years ago