pulp_soc is the core building component of PULP based SoCs
☆83Mar 10, 2025Updated last year
Alternatives and similar repositories for pulp_soc
Users that are interested in pulp_soc are comparing it to the libraries listed below
Sorting:
- The multi-core cluster of a PULP system.☆113Mar 12, 2026Updated last week
- Generic Register Interface (contains various adapters)☆137Feb 24, 2026Updated 3 weeks ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆261Nov 6, 2024Updated last year
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆156Oct 31, 2024Updated last year
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆463May 15, 2025Updated 10 months ago
- Common SystemVerilog components☆728Updated this week
- Verilog hardware abstraction library☆49Mar 13, 2026Updated last week
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆224Jan 11, 2026Updated 2 months ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆541Nov 26, 2024Updated last year
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆20Mar 9, 2026Updated last week
- AXI Adapter(s) for RISC-V Atomic Operations☆66Feb 23, 2026Updated 3 weeks ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆196Feb 12, 2026Updated last month
- Functional verification project for the CORE-V family of RISC-V cores.☆663Mar 8, 2026Updated last week
- Simple runtime for Pulp platforms☆52Feb 2, 2026Updated last month
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Updated this week
- Tile based architecture designed for computing efficiency, scalability and generality☆281Feb 20, 2026Updated last month
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆577Mar 11, 2026Updated last week
- ☆124Mar 13, 2026Updated last week
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 6 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆83Feb 5, 2026Updated last month
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆122Mar 6, 2026Updated 2 weeks ago
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆14Mar 12, 2026Updated last week
- ☆148Feb 29, 2024Updated 2 years ago
- ☆88Updated this week
- An example Hardware Processing Engine☆12Feb 4, 2023Updated 3 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,197May 26, 2025Updated 9 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆323Mar 13, 2026Updated last week
- FuseSoC-based SoC for VeeR EH1 and EL2☆338Dec 11, 2024Updated last year
- ☆13Jan 14, 2021Updated 5 years ago
- Main Repo for the OpenHW Group Software Task Group☆17Mar 11, 2025Updated last year
- A Linux-capable RISC-V multicore for and by the world☆784Updated this week
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆63Jun 27, 2025Updated 8 months ago
- ☆89Aug 26, 2025Updated 6 months ago
- VeeR EL2 Core☆323Mar 12, 2026Updated last week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆966Nov 15, 2024Updated last year
- RISC-V Debug Support for our PULP RISC-V Cores☆302Feb 4, 2026Updated last month
- ☆27Aug 2, 2021Updated 4 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,519Mar 11, 2026Updated last week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆202Mar 6, 2026Updated 2 weeks ago