pulp-platform / pulp_socLinks
pulp_soc is the core building component of PULP based SoCs
☆80Updated 6 months ago
Alternatives and similar repositories for pulp_soc
Users that are interested in pulp_soc are comparing it to the libraries listed below
Sorting:
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 3 weeks ago
- Generic Register Interface (contains various adapters)☆130Updated last month
- The multi-core cluster of a PULP system.☆108Updated 2 weeks ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 2 months ago
- Simple runtime for Pulp platforms☆49Updated last month
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆66Updated 2 weeks ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆74Updated last year
- RISC-V Verification Interface☆103Updated last week
- Plugins for Yosys developed as part of the F4PGA project.☆84Updated last year
- An Open-Source Design and Verification Environment for RISC-V☆84Updated 4 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- A SystemVerilog source file pickler.☆60Updated 11 months ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆150Updated 11 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 3 months ago
- RISC-V System on Chip Template☆159Updated last month
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆111Updated 4 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆183Updated last week
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆140Updated last week
- Platform Level Interrupt Controller☆43Updated last year
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆44Updated 3 years ago
- For contributions of Chisel IP to the chisel community.☆66Updated 10 months ago
- FPGA tool performance profiling☆102Updated last year
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…☆65Updated 2 years ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆187Updated 2 months ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 7 months ago
- ☆50Updated last week
- RISC-V Nox core☆68Updated 2 months ago
- ☆97Updated 2 years ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆125Updated 4 months ago
- ☆90Updated last month