riscvarchive / riscv-cores-listLinks
RISC-V Cores, SoC platforms and SoCs
☆885Updated 4 years ago
Alternatives and similar repositories for riscv-cores-list
Users that are interested in riscv-cores-list are comparing it to the libraries listed below
Sorting:
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,080Updated 3 weeks ago
- Random instruction generator for RISC-V processor verification☆1,135Updated 2 weeks ago
- VeeR EH1 core☆883Updated 2 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,568Updated last week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆918Updated 7 months ago
- 32-bit Superscalar RISC-V CPU☆1,036Updated 3 years ago
- educational microarchitectures for risc-v isa☆715Updated 3 months ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆667Updated 3 weeks ago
- RISC-V Tools (ISA Simulator and Tests)☆1,168Updated 2 years ago
- OpenXuantie - OpenC910 Core☆1,281Updated 11 months ago
- chisel tutorial exercises and answers☆730Updated 3 years ago
- Digital Design with Chisel☆842Updated last month
- ☆1,022Updated last week
- mor1kx - an OpenRISC 1000 processor IP core☆545Updated 2 months ago
- ☆567Updated this week
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆966Updated last week
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,923Updated last month
- A small, light weight, RISC CPU soft core☆1,420Updated 4 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,308Updated this week
- Working Draft of the RISC-V Debug Specification Standard☆487Updated last month
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,872Updated this week
- A directory of Western Digital’s RISC-V SweRV Cores☆869Updated 5 years ago
- RISC-V Formal Verification Framework☆602Updated 3 years ago
- The Ultra-Low Power RISC-V Core☆1,517Updated 8 months ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,803Updated last week
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,042Updated 9 months ago
- RISC-V CPU Core (RV32IM)☆1,476Updated 3 years ago
- Flexible Intermediate Representation for RTL☆745Updated 10 months ago
- The OpenPiton Platform☆710Updated last month
- A Linux-capable RISC-V multicore for and by the world☆708Updated last month