riscvarchive / riscv-cores-listLinks
RISC-V Cores, SoC platforms and SoCs
☆898Updated 4 years ago
Alternatives and similar repositories for riscv-cores-list
Users that are interested in riscv-cores-list are comparing it to the libraries listed below
Sorting:
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,121Updated 4 months ago
- VeeR EH1 core☆898Updated 2 years ago
- Random instruction generator for RISC-V processor verification☆1,171Updated 3 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,635Updated last week
- 32-bit Superscalar RISC-V CPU☆1,100Updated 4 years ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆674Updated 2 months ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆935Updated 10 months ago
- ☆594Updated last week
- OpenXuantie - OpenC910 Core☆1,321Updated last year
- The OpenPiton Platform☆730Updated last week
- educational microarchitectures for risc-v isa☆719Updated last month
- ☆1,060Updated 3 months ago
- RISC-V CPU Core (RV32IM)☆1,541Updated 4 years ago
- RISC-V Tools (ISA Simulator and Tests)☆1,167Updated 2 years ago
- A small, light weight, RISC CPU soft core☆1,466Updated last month
- Digital Design with Chisel☆863Updated last week
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆994Updated last month
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,068Updated last year
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆513Updated 10 months ago
- A directory of Western Digital’s RISC-V SweRV Cores☆873Updated 5 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,981Updated this week
- Simple RISC-V 3-stage Pipeline in Chisel☆591Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,377Updated last week
- RISC-V Formal Verification Framework☆610Updated 3 years ago
- A Linux-capable RISC-V multicore for and by the world☆738Updated last week
- chisel tutorial exercises and answers☆735Updated 3 years ago
- mor1kx - an OpenRISC 1000 processor IP core☆554Updated last month
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,976Updated 4 months ago
- Working Draft of the RISC-V Debug Specification Standard☆496Updated last week
- The Ultra-Low Power RISC-V Core☆1,610Updated last month