riscvarchive / riscv-cores-listLinks
RISC-V Cores, SoC platforms and SoCs
☆895Updated 4 years ago
Alternatives and similar repositories for riscv-cores-list
Users that are interested in riscv-cores-list are comparing it to the libraries listed below
Sorting:
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,109Updated 2 months ago
- VeeR EH1 core☆889Updated 2 years ago
- 32-bit Superscalar RISC-V CPU☆1,080Updated 3 years ago
- Random instruction generator for RISC-V processor verification☆1,153Updated 2 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,609Updated 2 weeks ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆926Updated 9 months ago
- educational microarchitectures for risc-v isa☆719Updated 5 months ago
- ☆1,042Updated 2 months ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆674Updated last month
- OpenXuantie - OpenC910 Core☆1,300Updated last year
- ☆583Updated this week
- A directory of Western Digital’s RISC-V SweRV Cores☆872Updated 5 years ago
- RISC-V CPU Core (RV32IM)☆1,519Updated 3 years ago
- Digital Design with Chisel☆855Updated this week
- Simple RISC-V 3-stage Pipeline in Chisel☆588Updated last year
- The OpenPiton Platform☆727Updated last month
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆509Updated 8 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,930Updated 2 weeks ago
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆984Updated last week
- mor1kx - an OpenRISC 1000 processor IP core☆550Updated last month
- RISC-V Formal Verification Framework☆607Updated 3 years ago
- chisel tutorial exercises and answers☆739Updated 3 years ago
- A small, light weight, RISC CPU soft core☆1,449Updated last week
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,956Updated 3 months ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,058Updated 11 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,353Updated this week
- Working Draft of the RISC-V Debug Specification Standard☆495Updated 2 weeks ago
- A Linux-capable RISC-V multicore for and by the world☆721Updated this week
- RISC-V Tools (ISA Simulator and Tests)☆1,171Updated 2 years ago
- Functional verification project for the CORE-V family of RISC-V cores.☆583Updated this week