Test suite designed to check compliance with the SystemVerilog standard.
☆405Oct 31, 2026Updated this week
Alternatives and similar repositories for sv-tests
Users that are interested in sv-tests are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆476Updated this week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆269Oct 26, 2026Updated last week
- SystemVerilog compiler and language services☆1,174Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆483Jun 10, 2026Updated 4 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,973Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- SystemVerilog synthesis tool☆237Mar 10, 2025Updated last year
- SystemVerilog linter☆394Nov 6, 2025Updated 11 months ago
- SystemVerilog to Verilog conversion☆758Aug 18, 2026Updated 2 months ago
- An abstraction library for interfacing EDA tools☆803Sep 15, 2026Updated last month
- UVM 1.2 port to Python☆262Feb 9, 2025Updated last year
- Verilator open-source SystemVerilog simulator and lint system☆4,048Updated this week
- A Linux-capable RISC-V multicore for and by the world☆840Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆691Updated this week
- Python packages providing a library for Verification Stimulus and Coverage☆149Oct 26, 2026Updated last week
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- SystemVerilog design elaborator into word-level netlist form☆253Updated this week
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆634Jan 3, 2026Updated 9 months ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆560Updated this week
- cocotb: Python-based chip (RTL) verification☆2,558Updated this week
- The UVM written in Python☆572Updated this week
- ☆30Oct 2, 2023Updated 3 years ago
- ☆142Aug 14, 2026Updated 2 months ago
- Code generation tool for control and status registers☆476Sep 11, 2026Updated last month
- SystemVerilog language server☆587Oct 14, 2026Updated 2 weeks ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Package manager and build abstraction tool for FPGA/ASIC development☆1,479Oct 23, 2026Updated last week
- Mutation Cover with Yosys (MCY)☆101Oct 13, 2026Updated 2 weeks ago
- AMIQ Externally Controlled Test Bench☆12Jan 13, 2025Updated last year
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆253Updated this week
- Hardware Description Languages☆1,184Jul 9, 2026Updated 3 months ago
- Plugins for Yosys developed as part of the F4PGA project.☆85May 14, 2024Updated 2 years ago
- Common SystemVerilog components☆812Sep 18, 2026Updated last month
- Random instruction generator for RISC-V processor verification☆1,375Updated this week
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,147Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Yosys Open SYnthesis Suite☆4,857Updated this week
- RTLMeter benchmark suite☆34Oct 26, 2026Updated last week
- Open-source EDA framework for RTL elaboration, netlist analysis, and transformation, with C++ and Python APIs☆166Updated this week
- ☆48Oct 6, 2026Updated 3 weeks ago
- Unified Coverage Interoperability Standard (UCIS)☆15Oct 26, 2026Updated last week
- Circuit IR Compilers and Tools☆2,269Updated this week
- A hardware compiler based on LLHD and CIRCT☆271Jun 30, 2025Updated last year