Test suite designed to check compliance with the SystemVerilog standard.
☆379Jul 1, 2026Updated this week
Alternatives and similar repositories for sv-tests
Users that are interested in sv-tests are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆464Updated this week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆259Jun 26, 2026Updated last week
- SystemVerilog compiler and language services☆1,078Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆475Jun 10, 2026Updated 3 weeks ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,877Jun 22, 2026Updated last week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- SystemVerilog to Verilog conversion☆739Mar 28, 2026Updated 3 months ago
- SystemVerilog synthesis tool☆234Mar 10, 2025Updated last year
- Verilator open-source SystemVerilog simulator and lint system☆3,707Updated this week
- An abstraction library for interfacing EDA tools☆774Updated this week
- A Linux-capable RISC-V multicore for and by the world☆815Jun 5, 2026Updated 3 weeks ago
- SystemVerilog linter☆387Nov 6, 2025Updated 7 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆671Jun 16, 2026Updated 2 weeks ago
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆610Jan 3, 2026Updated 6 months ago
- UVM 1.2 port to Python☆263Feb 9, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- cocotb: Python-based chip (RTL) verification☆2,422Jun 24, 2026Updated last week
- SystemVerilog language server☆581Jun 26, 2026Updated last week
- Python packages providing a library for Verification Stimulus and Coverage☆147Jun 17, 2026Updated 2 weeks ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆525Jun 23, 2026Updated last week
- The UVM written in Python☆556Updated this week
- ☆31Oct 2, 2023Updated 2 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,429Updated this week
- ☆130Nov 11, 2025Updated 7 months ago
- Plugins for Yosys developed as part of the F4PGA project.☆84May 14, 2024Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Code generation tool for control and status registers☆461Updated this week
- Hardware Description Languages☆1,158Apr 6, 2026Updated 2 months ago
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- A hardware compiler based on LLHD and CIRCT☆270Jun 30, 2025Updated last year
- SystemVerilog grammar for tree-sitter☆119Nov 11, 2024Updated last year
- Mutation Cover with Yosys (MCY)☆93Jun 2, 2026Updated last month
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,607Jun 26, 2026Updated last week
- Common SystemVerilog components☆762Jun 26, 2026Updated last week
- high-performance RTL simulator☆194Jun 19, 2024Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Yosys Open SYnthesis Suite☆4,553Jun 27, 2026Updated last week
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- Random instruction generator for RISC-V processor verification☆1,316Apr 3, 2026Updated 3 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,933Jun 11, 2026Updated 3 weeks ago
- Useful UVM extensions☆28Jul 10, 2024Updated last year
- ☆98May 20, 2026Updated last month
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆238Jun 26, 2026Updated last week