Test suite designed to check compliance with the SystemVerilog standard.
☆387Aug 11, 2026Updated this week
Alternatives and similar repositories for sv-tests
Users that are interested in sv-tests are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆472Jul 28, 2026Updated 2 weeks ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆266Jul 22, 2026Updated 3 weeks ago
- SystemVerilog compiler and language services☆1,110Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆481Jun 10, 2026Updated 2 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,907Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SystemVerilog to Verilog conversion☆748Mar 28, 2026Updated 4 months ago
- SystemVerilog synthesis tool☆234Mar 10, 2025Updated last year
- Verilator open-source SystemVerilog simulator and lint system☆3,839Updated this week
- A Linux-capable RISC-V multicore for and by the world☆825Jul 13, 2026Updated last month
- An abstraction library for interfacing EDA tools☆786Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆680Jul 7, 2026Updated last month
- SystemVerilog linter☆388Nov 6, 2025Updated 9 months ago
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆618Jan 3, 2026Updated 7 months ago
- UVM 1.2 port to Python☆262Feb 9, 2025Updated last year
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- cocotb: Python-based chip (RTL) verification☆2,471Updated this week
- SystemVerilog language server☆582Jul 28, 2026Updated 2 weeks ago
- Python packages providing a library for Verification Stimulus and Coverage☆147Jul 5, 2026Updated last month
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆538Aug 5, 2026Updated last week
- The UVM written in Python☆565Updated this week
- ☆30Oct 2, 2023Updated 2 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,447Updated this week
- ☆135Nov 11, 2025Updated 9 months ago
- SystemVerilog design elaborator into word-level netlist form☆246Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Plugins for Yosys developed as part of the F4PGA project.☆85May 14, 2024Updated 2 years ago
- Code generation tool for control and status registers☆464Jul 16, 2026Updated 3 weeks ago
- Hardware Description Languages☆1,166Jul 9, 2026Updated last month
- A hardware compiler based on LLHD and CIRCT☆271Jun 30, 2025Updated last year
- Mutation Cover with Yosys (MCY)☆96Aug 5, 2026Updated last week
- SystemVerilog grammar for tree-sitter☆123Nov 11, 2024Updated last year
- Common SystemVerilog components☆781Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,652Aug 5, 2026Updated last week
- high-performance RTL simulator☆195Aug 4, 2026Updated last week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Yosys Open SYnthesis Suite☆4,663Updated this week
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- Random instruction generator for RISC-V processor verification☆1,341Apr 3, 2026Updated 4 months ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,007Updated this week
- ☆99Jul 22, 2026Updated 3 weeks ago
- Useful UVM extensions☆28Jul 10, 2024Updated 2 years ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆239Updated this week