Test suite designed to check compliance with the SystemVerilog standard.
☆371Apr 7, 2026Updated last week
Alternatives and similar repositories for sv-tests
Users that are interested in sv-tests are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆457Apr 5, 2026Updated last week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆256Feb 22, 2026Updated last month
- SystemVerilog compiler and language services☆1,000Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆471Mar 30, 2026Updated 2 weeks ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,807Mar 13, 2026Updated last month
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SystemVerilog to Verilog conversion☆719Mar 28, 2026Updated 2 weeks ago
- SystemVerilog synthesis tool☆232Mar 10, 2025Updated last year
- Verilator open-source SystemVerilog simulator and lint system☆3,517Updated this week
- An abstraction library for interfacing EDA tools☆757Apr 1, 2026Updated last week
- A Linux-capable RISC-V multicore for and by the world☆790Updated this week
- SystemVerilog linter☆379Nov 6, 2025Updated 5 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆661Apr 7, 2026Updated last week
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆599Jan 3, 2026Updated 3 months ago
- UVM 1.2 port to Python☆260Feb 9, 2025Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- cocotb: Python-based chip (RTL) verification☆2,316Updated this week
- SystemVerilog language server☆572Apr 2, 2026Updated last week
- Python packages providing a library for Verification Stimulus and Coverage☆145Updated this week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆499Mar 30, 2026Updated 2 weeks ago
- The UVM written in Python☆525Apr 7, 2026Updated last week
- ☆31Oct 2, 2023Updated 2 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,407Feb 13, 2026Updated 2 months ago
- ☆121Nov 11, 2025Updated 5 months ago
- Plugins for Yosys developed as part of the F4PGA project.☆83May 14, 2024Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Code generation tool for control and status registers☆452Apr 2, 2026Updated last week
- Hardware Description Languages☆1,141Apr 6, 2026Updated last week
- UVM components for DSP tasks (MODulation/DEModulation)☆15Mar 2, 2022Updated 4 years ago
- A hardware compiler based on LLHD and CIRCT☆268Jun 30, 2025Updated 9 months ago
- SystemVerilog grammar for tree-sitter☆113Nov 11, 2024Updated last year
- Mutation Cover with Yosys (MCY)☆91Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,546Updated this week
- Common SystemVerilog components☆733Updated this week
- high-performance RTL simulator☆190Jun 19, 2024Updated last year
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Yosys Open SYnthesis Suite☆4,397Updated this week
- Flexible Intermediate Representation for RTL☆749Aug 20, 2024Updated last year
- Random instruction generator for RISC-V processor verification☆1,281Apr 3, 2026Updated last week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,836Updated this week
- Useful UVM extensions☆27Jul 10, 2024Updated last year
- ☆96Oct 13, 2025Updated 6 months ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆233Updated this week