Test suite designed to check compliance with the SystemVerilog standard.
☆375Apr 28, 2026Updated this week
Alternatives and similar repositories for sv-tests
Users that are interested in sv-tests are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆458Apr 5, 2026Updated last month
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆255Feb 22, 2026Updated 2 months ago
- SystemVerilog compiler and language services☆1,027Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆470Mar 30, 2026Updated last month
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,834Mar 13, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- SystemVerilog to Verilog conversion☆725Mar 28, 2026Updated last month
- SystemVerilog synthesis tool☆232Mar 10, 2025Updated last year
- Verilator open-source SystemVerilog simulator and lint system☆3,568Updated this week
- An abstraction library for interfacing EDA tools☆762Apr 24, 2026Updated last week
- A Linux-capable RISC-V multicore for and by the world☆798Apr 24, 2026Updated last week
- SystemVerilog linter☆381Nov 6, 2025Updated 5 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆660Updated this week
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆603Jan 3, 2026Updated 4 months ago
- UVM 1.2 port to Python☆260Feb 9, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- cocotb: Python-based chip (RTL) verification☆2,354Apr 27, 2026Updated last week
- SystemVerilog language server☆574Apr 2, 2026Updated last month
- Python packages providing a library for Verification Stimulus and Coverage☆144Apr 9, 2026Updated 3 weeks ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆504Apr 24, 2026Updated last week
- The UVM written in Python☆537Apr 27, 2026Updated last week
- ☆31Oct 2, 2023Updated 2 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,410Feb 13, 2026Updated 2 months ago
- ☆123Nov 11, 2025Updated 5 months ago
- Plugins for Yosys developed as part of the F4PGA project.☆84May 14, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Code generation tool for control and status registers☆455Apr 19, 2026Updated 2 weeks ago
- Hardware Description Languages☆1,141Apr 6, 2026Updated 3 weeks ago
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- A hardware compiler based on LLHD and CIRCT☆268Jun 30, 2025Updated 10 months ago
- SystemVerilog grammar for tree-sitter☆114Nov 11, 2024Updated last year
- Mutation Cover with Yosys (MCY)☆91Apr 9, 2026Updated 3 weeks ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,566Apr 22, 2026Updated last week
- Common SystemVerilog components☆738Apr 27, 2026Updated last week
- high-performance RTL simulator☆191Jun 19, 2024Updated last year
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Yosys Open SYnthesis Suite☆4,423Updated this week
- Flexible Intermediate Representation for RTL☆749Aug 20, 2024Updated last year
- Random instruction generator for RISC-V processor verification☆1,291Apr 3, 2026Updated last month
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,864Apr 14, 2026Updated 2 weeks ago
- Useful UVM extensions☆27Jul 10, 2024Updated last year
- ☆97Oct 13, 2025Updated 6 months ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆236Updated this week