Test suite designed to check compliance with the SystemVerilog standard.
☆399Oct 10, 2026Updated this week
Alternatives and similar repositories for sv-tests
Users that are interested in sv-tests are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆475Updated this week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆269Oct 4, 2026Updated last week
- SystemVerilog compiler and language services☆1,161Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆482Jun 10, 2026Updated 4 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,958Sep 23, 2026Updated 2 weeks ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- SystemVerilog to Verilog conversion☆755Aug 18, 2026Updated last month
- SystemVerilog synthesis tool☆237Mar 10, 2025Updated last year
- Verilator open-source SystemVerilog simulator and lint system☆4,008Updated this week
- An abstraction library for interfacing EDA tools☆802Sep 15, 2026Updated 3 weeks ago
- A Linux-capable RISC-V multicore for and by the world☆835Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆691Updated this week
- SystemVerilog linter☆393Nov 6, 2025Updated 11 months ago
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆630Jan 3, 2026Updated 9 months ago
- UVM 1.2 port to Python☆262Feb 9, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- cocotb: Python-based chip (RTL) verification☆2,539Updated this week
- SystemVerilog language server☆586Sep 14, 2026Updated 3 weeks ago
- Python packages providing a library for Verification Stimulus and Coverage☆149Updated this week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆556Sep 19, 2026Updated 3 weeks ago
- The UVM written in Python☆572Oct 6, 2026Updated last week
- ☆30Oct 2, 2023Updated 3 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,475Sep 25, 2026Updated 2 weeks ago
- ☆143Aug 14, 2026Updated last month
- SystemVerilog design elaborator into word-level netlist form☆251Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Plugins for Yosys developed as part of the F4PGA project.☆85May 14, 2024Updated 2 years ago
- Code generation tool for control and status registers☆471Sep 11, 2026Updated last month
- Hardware Description Languages☆1,181Jul 9, 2026Updated 3 months ago
- A hardware compiler based on LLHD and CIRCT☆271Jun 30, 2025Updated last year
- Mutation Cover with Yosys (MCY)☆100Sep 9, 2026Updated last month
- SystemVerilog grammar for tree-sitter☆123Sep 13, 2026Updated last month
- Common SystemVerilog components☆808Sep 18, 2026Updated 3 weeks ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,721Sep 24, 2026Updated 2 weeks ago
- high-performance RTL simulator☆196Aug 4, 2026Updated 2 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Yosys Open SYnthesis Suite☆4,803Updated this week
- Flexible Intermediate Representation for RTL☆747Aug 20, 2024Updated 2 years ago
- Random instruction generator for RISC-V processor verification☆1,365Sep 21, 2026Updated 3 weeks ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,102Updated this week
- ☆102Jul 22, 2026Updated 2 months ago
- Useful UVM extensions☆28Jul 10, 2024Updated 2 years ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆242Updated this week