Test suite designed to check compliance with the SystemVerilog standard.
☆375May 20, 2026Updated this week
Alternatives and similar repositories for sv-tests
Users that are interested in sv-tests are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆460Updated this week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆255May 8, 2026Updated 2 weeks ago
- SystemVerilog compiler and language services☆1,039May 16, 2026Updated last week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆472Mar 30, 2026Updated last month
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,846Mar 13, 2026Updated 2 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SystemVerilog to Verilog conversion☆728Mar 28, 2026Updated last month
- SystemVerilog synthesis tool☆233Mar 10, 2025Updated last year
- Verilator open-source SystemVerilog simulator and lint system☆3,622Updated this week
- An abstraction library for interfacing EDA tools☆770Apr 24, 2026Updated last month
- A Linux-capable RISC-V multicore for and by the world☆803Apr 24, 2026Updated last month
- SystemVerilog linter☆383Nov 6, 2025Updated 6 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆664May 11, 2026Updated last week
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆607Jan 3, 2026Updated 4 months ago
- UVM 1.2 port to Python☆261Feb 9, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- cocotb: Python-based chip (RTL) verification☆2,379Updated this week
- SystemVerilog language server☆575Apr 2, 2026Updated last month
- Python packages providing a library for Verification Stimulus and Coverage☆145May 14, 2026Updated last week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆510May 12, 2026Updated last week
- The UVM written in Python☆542Updated this week
- ☆31Oct 2, 2023Updated 2 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,417May 10, 2026Updated 2 weeks ago
- ☆126Nov 11, 2025Updated 6 months ago
- Plugins for Yosys developed as part of the F4PGA project.☆84May 14, 2024Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Code generation tool for control and status registers☆455Apr 19, 2026Updated last month
- Hardware Description Languages☆1,147Apr 6, 2026Updated last month
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- A hardware compiler based on LLHD and CIRCT☆270Jun 30, 2025Updated 10 months ago
- SystemVerilog grammar for tree-sitter☆114Nov 11, 2024Updated last year
- Mutation Cover with Yosys (MCY)☆92May 12, 2026Updated last week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,581May 15, 2026Updated last week
- Common SystemVerilog components☆751Updated this week
- high-performance RTL simulator☆193Jun 19, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Yosys Open SYnthesis Suite☆4,464Updated this week
- Flexible Intermediate Representation for RTL☆750Aug 20, 2024Updated last year
- Random instruction generator for RISC-V processor verification☆1,303Apr 3, 2026Updated last month
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,883May 7, 2026Updated 2 weeks ago
- Useful UVM extensions☆27Jul 10, 2024Updated last year
- ☆97Oct 13, 2025Updated 7 months ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆237Updated this week