Test suite designed to check compliance with the SystemVerilog standard.
☆378Jun 10, 2026Updated this week
Alternatives and similar repositories for sv-tests
Users that are interested in sv-tests are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆463May 31, 2026Updated 2 weeks ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆258May 31, 2026Updated 2 weeks ago
- SystemVerilog compiler and language services☆1,068Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆475Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,858Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SystemVerilog to Verilog conversion☆736Mar 28, 2026Updated 2 months ago
- SystemVerilog synthesis tool☆234Mar 10, 2025Updated last year
- Verilator open-source SystemVerilog simulator and lint system☆3,679Updated this week
- An abstraction library for interfacing EDA tools☆771Apr 24, 2026Updated last month
- A Linux-capable RISC-V multicore for and by the world☆811Jun 5, 2026Updated last week
- SystemVerilog linter☆384Nov 6, 2025Updated 7 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆669May 11, 2026Updated last month
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆609Jan 3, 2026Updated 5 months ago
- UVM 1.2 port to Python☆262Feb 9, 2025Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- cocotb: Python-based chip (RTL) verification☆2,399Updated this week
- SystemVerilog language server☆579Jun 4, 2026Updated last week
- Python packages providing a library for Verification Stimulus and Coverage☆146May 14, 2026Updated last month
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆518Updated this week
- The UVM written in Python☆546Updated this week
- ☆31Oct 2, 2023Updated 2 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,420Updated this week
- ☆128Nov 11, 2025Updated 7 months ago
- Plugins for Yosys developed as part of the F4PGA project.☆84May 14, 2024Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Code generation tool for control and status registers☆463May 30, 2026Updated 2 weeks ago
- Hardware Description Languages☆1,151Apr 6, 2026Updated 2 months ago
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- A hardware compiler based on LLHD and CIRCT☆270Jun 30, 2025Updated 11 months ago
- SystemVerilog grammar for tree-sitter☆117Nov 11, 2024Updated last year
- Mutation Cover with Yosys (MCY)☆92Jun 2, 2026Updated last week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,593Updated this week
- Common SystemVerilog components☆757Jun 5, 2026Updated last week
- high-performance RTL simulator☆193Jun 19, 2024Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Yosys Open SYnthesis Suite☆4,513Updated this week
- Flexible Intermediate Representation for RTL☆749Aug 20, 2024Updated last year
- Random instruction generator for RISC-V processor verification☆1,310Apr 3, 2026Updated 2 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,907Jun 3, 2026Updated last week
- Useful UVM extensions☆28Jul 10, 2024Updated last year
- ☆98May 20, 2026Updated 3 weeks ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆238Updated this week