Test suite designed to check compliance with the SystemVerilog standard.
☆360Feb 26, 2026Updated this week
Alternatives and similar repositories for sv-tests
Users that are interested in sv-tests are comparing it to the libraries listed below
Sorting:
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆449Feb 23, 2026Updated last week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆252Feb 22, 2026Updated last week
- SystemVerilog compiler and language services☆968Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆463Nov 4, 2025Updated 4 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,776Dec 22, 2025Updated 2 months ago
- SystemVerilog to Verilog conversion☆704Nov 24, 2025Updated 3 months ago
- SystemVerilog synthesis tool☆228Mar 10, 2025Updated 11 months ago
- An abstraction library for interfacing EDA tools☆755Feb 18, 2026Updated 2 weeks ago
- A Linux-capable RISC-V multicore for and by the world☆769Feb 9, 2026Updated 3 weeks ago
- SystemVerilog linter☆377Nov 6, 2025Updated 3 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆649Jan 19, 2026Updated last month
- Verilator open-source SystemVerilog simulator and lint system☆3,381Updated this week
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆596Jan 3, 2026Updated 2 months ago
- UVM 1.2 port to Python☆259Feb 9, 2025Updated last year
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆491Feb 24, 2026Updated last week
- Python packages providing a library for Verification Stimulus and Coverage☆140Feb 18, 2026Updated 2 weeks ago
- cocotb: Python-based chip (RTL) verification☆2,266Updated this week
- Code generation tool for control and status registers☆448Jan 7, 2026Updated last month
- The UVM written in Python☆504Updated this week
- Plugins for Yosys developed as part of the F4PGA project.☆83May 14, 2024Updated last year
- SystemVerilog language server☆563Feb 20, 2026Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,389Feb 13, 2026Updated 2 weeks ago
- ☆31Oct 2, 2023Updated 2 years ago
- Collection of test cases for Yosys☆17Jan 4, 2022Updated 4 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,510Feb 25, 2026Updated last week
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆233Updated this week
- Mutation Cover with Yosys (MCY)☆91Feb 4, 2026Updated last month
- Hardware Description Languages☆1,116Jul 14, 2025Updated 7 months ago
- A hardware compiler based on LLHD and CIRCT☆265Jun 30, 2025Updated 8 months ago
- ☆118Nov 11, 2025Updated 3 months ago
- Random instruction generator for RISC-V processor verification☆1,257Oct 1, 2025Updated 5 months ago
- A Verilog Synthesis Regression Test☆37Jan 19, 2026Updated last month
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- Common SystemVerilog components☆713Feb 26, 2026Updated last week
- SystemVerilog grammar for tree-sitter☆113Nov 11, 2024Updated last year
- SVAUnit is an UVM compliant package that simplify the creation of stimuli/checkers for validating SystemVerilog Assertions (SVA)☆75Jan 14, 2021Updated 5 years ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,717Sep 15, 2025Updated 5 months ago
- Main repo for Go2UVM source code, examples and apps☆21Mar 31, 2023Updated 2 years ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆317Jun 30, 2025Updated 8 months ago