Test suite designed to check compliance with the SystemVerilog standard.
☆396Sep 21, 2026Updated this week
Alternatives and similar repositories for sv-tests
Users that are interested in sv-tests are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆475Updated this week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆269Updated this week
- SystemVerilog compiler and language services☆1,147Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆482Jun 10, 2026Updated 3 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,940Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SystemVerilog to Verilog conversion☆753Aug 18, 2026Updated last month
- SystemVerilog synthesis tool☆237Mar 10, 2025Updated last year
- Verilator open-source SystemVerilog simulator and lint system☆3,946Updated this week
- An abstraction library for interfacing EDA tools☆796Sep 15, 2026Updated last week
- A Linux-capable RISC-V multicore for and by the world☆833Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆684Updated this week
- SystemVerilog linter☆393Nov 6, 2025Updated 10 months ago
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆625Jan 3, 2026Updated 8 months ago
- UVM 1.2 port to Python☆262Feb 9, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- cocotb: Python-based chip (RTL) verification☆2,515Updated this week
- SystemVerilog language server☆585Sep 14, 2026Updated last week
- Python packages providing a library for Verification Stimulus and Coverage☆148Updated this week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆548Updated this week
- The UVM written in Python☆570Updated this week
- ☆30Oct 2, 2023Updated 2 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,462Sep 12, 2026Updated last week
- ☆141Aug 14, 2026Updated last month
- SystemVerilog design elaborator into word-level netlist form☆250Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Plugins for Yosys developed as part of the F4PGA project.☆85May 14, 2024Updated 2 years ago
- Code generation tool for control and status registers☆471Sep 11, 2026Updated last week
- Hardware Description Languages☆1,175Jul 9, 2026Updated 2 months ago
- A hardware compiler based on LLHD and CIRCT☆271Jun 30, 2025Updated last year
- Mutation Cover with Yosys (MCY)☆99Sep 9, 2026Updated 2 weeks ago
- SystemVerilog grammar for tree-sitter☆123Sep 13, 2026Updated last week
- Common SystemVerilog components☆800Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,704Updated this week
- high-performance RTL simulator☆196Aug 4, 2026Updated last month
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Yosys Open SYnthesis Suite☆4,767Updated this week
- Flexible Intermediate Representation for RTL☆746Aug 20, 2024Updated 2 years ago
- Random instruction generator for RISC-V processor verification☆1,357Updated this week
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,063Updated this week
- ☆101Jul 22, 2026Updated 2 months ago
- Useful UVM extensions☆28Jul 10, 2024Updated 2 years ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆241Updated this week