Test suite designed to check compliance with the SystemVerilog standard.
☆381Jul 23, 2026Updated this week
Alternatives and similar repositories for sv-tests
Users that are interested in sv-tests are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆467Updated this week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆260Updated this week
- SystemVerilog compiler and language services☆1,090Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆478Jun 10, 2026Updated last month
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,895Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SystemVerilog to Verilog conversion☆741Mar 28, 2026Updated 3 months ago
- SystemVerilog synthesis tool☆234Mar 10, 2025Updated last year
- Verilator open-source SystemVerilog simulator and lint system☆3,766Updated this week
- A Linux-capable RISC-V multicore for and by the world☆822Jul 13, 2026Updated last week
- An abstraction library for interfacing EDA tools☆781Jul 2, 2026Updated 3 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆675Jul 7, 2026Updated 2 weeks ago
- SystemVerilog linter☆388Nov 6, 2025Updated 8 months ago
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆615Jan 3, 2026Updated 6 months ago
- UVM 1.2 port to Python☆261Feb 9, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- cocotb: Python-based chip (RTL) verification☆2,450Updated this week
- SystemVerilog language server☆583Updated this week
- Python packages providing a library for Verification Stimulus and Coverage☆147Jul 5, 2026Updated 2 weeks ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆533Jul 16, 2026Updated last week
- The UVM written in Python☆561Updated this week
- ☆30Oct 2, 2023Updated 2 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,439Jul 2, 2026Updated 3 weeks ago
- ☆132Nov 11, 2025Updated 8 months ago
- SystemVerilog design elaborator into word-level netlist form☆241Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Plugins for Yosys developed as part of the F4PGA project.☆85May 14, 2024Updated 2 years ago
- Code generation tool for control and status registers☆463Jul 16, 2026Updated last week
- Hardware Description Languages☆1,162Jul 9, 2026Updated 2 weeks ago
- A hardware compiler based on LLHD and CIRCT☆270Jun 30, 2025Updated last year
- Mutation Cover with Yosys (MCY)☆96Jul 9, 2026Updated 2 weeks ago
- SystemVerilog grammar for tree-sitter☆122Nov 11, 2024Updated last year
- Common SystemVerilog components☆768Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,630Jul 17, 2026Updated last week
- high-performance RTL simulator☆195Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Yosys Open SYnthesis Suite☆4,622Updated this week
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- Random instruction generator for RISC-V processor verification☆1,328Apr 3, 2026Updated 3 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,982Jul 14, 2026Updated last week
- ☆99Updated this week
- Useful UVM extensions☆28Jul 10, 2024Updated 2 years ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆239Updated this week