Test suite designed to check compliance with the SystemVerilog standard.
☆368Mar 18, 2026Updated this week
Alternatives and similar repositories for sv-tests
Users that are interested in sv-tests are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆451Mar 8, 2026Updated 2 weeks ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆252Feb 22, 2026Updated last month
- SystemVerilog compiler and language services☆989Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆467Nov 4, 2025Updated 4 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,789Mar 13, 2026Updated last week
- SystemVerilog to Verilog conversion☆709Nov 24, 2025Updated 4 months ago
- SystemVerilog synthesis tool☆229Mar 10, 2025Updated last year
- Verilator open-source SystemVerilog simulator and lint system☆3,439Updated this week
- An abstraction library for interfacing EDA tools☆754Mar 11, 2026Updated 2 weeks ago
- A Linux-capable RISC-V multicore for and by the world☆784Mar 18, 2026Updated last week
- SystemVerilog linter☆379Nov 6, 2025Updated 4 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆654Jan 19, 2026Updated 2 months ago
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆598Jan 3, 2026Updated 2 months ago
- UVM 1.2 port to Python☆261Feb 9, 2025Updated last year
- cocotb: Python-based chip (RTL) verification☆2,289Updated this week
- SystemVerilog language server☆567Mar 18, 2026Updated last week
- Python packages providing a library for Verification Stimulus and Coverage☆142Mar 16, 2026Updated last week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆500Mar 4, 2026Updated 3 weeks ago
- The UVM written in Python☆514Mar 17, 2026Updated last week
- ☆31Oct 2, 2023Updated 2 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,396Feb 13, 2026Updated last month
- Plugins for Yosys developed as part of the F4PGA project.☆83May 14, 2024Updated last year
- Code generation tool for control and status registers☆450Mar 14, 2026Updated last week
- Hardware Description Languages☆1,131Mar 17, 2026Updated last week
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- A hardware compiler based on LLHD and CIRCT☆266Jun 30, 2025Updated 8 months ago
- SystemVerilog grammar for tree-sitter☆113Nov 11, 2024Updated last year
- ☆118Nov 11, 2025Updated 4 months ago
- Mutation Cover with Yosys (MCY)☆91Mar 4, 2026Updated 3 weeks ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,528Mar 18, 2026Updated last week
- Common SystemVerilog components☆728Mar 18, 2026Updated last week
- high-performance RTL simulator☆188Jun 19, 2024Updated last year
- Yosys Open SYnthesis Suite☆4,348Updated this week
- Flexible Intermediate Representation for RTL☆749Aug 20, 2024Updated last year
- Random instruction generator for RISC-V processor verification☆1,265Mar 5, 2026Updated 2 weeks ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,804Feb 17, 2026Updated last month
- Useful UVM extensions☆27Jul 10, 2024Updated last year
- ☆95Oct 13, 2025Updated 5 months ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆233Updated this week