Alternatives and similar repositories for sv-tests

Users that are interested in sv-tests are comparing it to the libraries listed below

• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆430Updated 3 months ago
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆238Updated 3 months ago
• SystemRDL / systemrdl-compiler
  SystemRDL 2.0 language compiler front-end
  ☆266Updated last week
• tpoikela / uvm-python
  UVM 1.2 port to Python
  ☆254Updated 9 months ago
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆623Updated 2 weeks ago
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆219Updated 8 months ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆680Updated 2 weeks ago
• ucb-bar / hammer
  Hammer: Highly Agile Masks Made Effortlessly from RTL
  ☆307Updated last month
• Nic30 / hdlConvertor
  Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4
  ☆309Updated 5 months ago
• svunit / svunit
  ☆208Updated 9 months ago
• pyuvm / pyuvm
  The UVM written in Python
  ☆486Updated last week
• rggen / rggen
  Code generation tool for control and status registers
  ☆435Updated last week
• lowRISC / style-guides
  lowRISC Style Guides
  ☆469Updated last month
• dalance / sv-parser
  SystemVerilog parser library fully compliant with IEEE 1800-2017
  ☆453Updated last month
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆544Updated last month
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆677Updated 2 weeks ago
• subbdue / systemverilog.io
  Code used in
  ☆198Updated 8 years ago
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆481Updated this week
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆336Updated this week
• IObundle / iob-cache
  Verilog Configurable Cache
  ☆186Updated this week
• chipsalliance / Cores-VeeR-EL2
  VeeR EL2 Core
  ☆305Updated 3 weeks ago
• eirikpre / VSCode-SystemVerilog
  SystemVerilog support in VS Code
  ☆145Updated 9 months ago
• Xilinx / RapidWright
  Build Customized FPGA Implementations for Vivado
  ☆347Updated this week
• accellera-official / uvm-core
  ☆103Updated last year
• mciepluc / cocotb-coverage
  Functional Coverage and Constrained Randomization Extensions for Cocotb
  ☆117Updated 2 months ago
• kactus2 / kactus2dev
  Kactus2 is a graphical EDA tool based on the IP-XACT standard.
  ☆238Updated last week
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆609Updated 7 months ago
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆176Updated last week
• SystemRDL / PeakRDL
  Control and status register code generator toolchain
  ☆155Updated this week
• raysalemi / Python4RTLVerification
  ☆170Updated 3 years ago