SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.
☆225Aug 25, 2020Updated 5 years ago
Alternatives and similar repositories for SuperScalar-RISCV-CPU
Users that are interested in SuperScalar-RISCV-CPU are comparing it to the libraries listed below
Sorting:
- 32-bit Superscalar RISC-V CPU☆1,179Sep 18, 2021Updated 4 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆963Nov 15, 2024Updated last year
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆372Jul 12, 2017Updated 8 years ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,149Feb 21, 2026Updated last week
- RISC-V CPU Core☆409Jun 24, 2025Updated 8 months ago
- Vector processor for RISC-V vector ISA☆137Oct 19, 2020Updated 5 years ago
- VeeR EH1 core☆927May 29, 2023Updated 2 years ago
- a multiplier÷r verilog RTL file for RV32M instructions☆14Mar 17, 2020Updated 5 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆184May 8, 2025Updated 9 months ago
- VeeR EL2 Core☆318Dec 29, 2025Updated 2 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,187May 26, 2025Updated 9 months ago
- ☆16Apr 21, 2019Updated 6 years ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆91Oct 14, 2020Updated 5 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,771Feb 17, 2026Updated last week
- DUTH RISC-V Superscalar Microprocessor☆33Oct 23, 2024Updated last year
- A simple superscalar out-of-order RISC-V microprocessor☆239Feb 24, 2025Updated last year
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆258Nov 6, 2024Updated last year
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆189Nov 18, 2024Updated last year
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,817Feb 18, 2026Updated last week
- ☆14Nov 5, 2017Updated 8 years ago
- RISC-V CPU Core (RV32IM)☆1,646Sep 18, 2021Updated 4 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆490Nov 27, 2025Updated 3 months ago
- pulp_soc is the core building component of PULP based SoCs☆82Mar 10, 2025Updated 11 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,966Jun 27, 2024Updated last year
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Nov 9, 2015Updated 10 years ago
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆162May 1, 2022Updated 3 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,026Feb 11, 2026Updated 2 weeks ago
- Verilog Configurable Cache☆192Feb 17, 2026Updated last week
- verification of simple axi-based cache☆18May 14, 2019Updated 6 years ago
- RISC-V Cores, SoC platforms and SoCs☆912Mar 26, 2021Updated 4 years ago
- A directory of Western Digital’s RISC-V SweRV Cores☆882Mar 26, 2020Updated 5 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆570Oct 21, 2025Updated 4 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,500Updated this week
- Common SystemVerilog components☆713Updated this week
- FuseSoC-based SoC for VeeR EH1 and EL2☆335Dec 11, 2024Updated last year
- GPGPU microprocessor architecture☆2,179Nov 8, 2024Updated last year
- ☆308Jan 23, 2026Updated last month
- RiscyOO: RISC-V Out-of-Order Processor☆170Jul 3, 2020Updated 5 years ago
- A Linux-capable RISC-V multicore for and by the world☆769Feb 9, 2026Updated 2 weeks ago