risclite / SuperScalar-RISCV-CPULinks
SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.
☆217Updated 5 years ago
Alternatives and similar repositories for SuperScalar-RISCV-CPU
Users that are interested in SuperScalar-RISCV-CPU are comparing it to the libraries listed below
Sorting:
- Verilog Configurable Cache☆184Updated last week
- Various caches written in Verilog-HDL☆126Updated 10 years ago
- An AXI4 crossbar implementation in SystemVerilog☆176Updated last month
- SpinalHDL-tutorial based on Jupyter Notebook☆141Updated last year
- Instruction Set Generator initially contributed by Futurewei☆295Updated 2 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆127Updated 6 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆275Updated 5 years ago
- ☆245Updated 2 years ago
- IEEE 754 floating point unit in Verilog☆147Updated 9 years ago
- AMBA bus generator including AXI, AHB, and APB☆107Updated 4 years ago
- Vector processor for RISC-V vector ISA☆129Updated 5 years ago
- Code used in☆197Updated 8 years ago
- AXI4 and AXI4-Lite interface definitions☆96Updated 5 years ago
- A Fast, Low-Overhead On-chip Network☆231Updated last week
- OpenXuantie - OpenE902 Core☆157Updated last year
- Basic RISC-V Test SoC☆149Updated 6 years ago
- RISC-V Torture Test☆200Updated last year
- ☆190Updated last year
- Network on Chip Implementation written in SytemVerilog☆192Updated 3 years ago
- SystemC/TLM-2.0 Co-simulation framework☆256Updated 5 months ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆179Updated 11 months ago
- VeeR EL2 Core☆299Updated 2 weeks ago
- Verilog implementation of a RISC-V core☆125Updated 7 years ago
- A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.☆136Updated 5 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆532Updated last month
- FuseSoC-based SoC for VeeR EH1 and EL2☆328Updated 10 months ago
- ☆198Updated 3 months ago
- ☆297Updated last month
- AHB3-Lite Interconnect☆94Updated last year
- RISC-V Debug Support for our PULP RISC-V Cores☆274Updated last week