SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.
☆227Aug 25, 2020Updated 5 years ago
Alternatives and similar repositories for SuperScalar-RISCV-CPU
Users that are interested in SuperScalar-RISCV-CPU are comparing it to the libraries listed below
Sorting:
- 32-bit Superscalar RISC-V CPU☆1,197Sep 18, 2021Updated 4 years ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,157Feb 21, 2026Updated last month
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆966Nov 15, 2024Updated last year
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆372Jul 12, 2017Updated 8 years ago
- a multiplier÷r verilog RTL file for RV32M instructions☆14Mar 17, 2020Updated 6 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆185May 8, 2025Updated 10 months ago
- Vector processor for RISC-V vector ISA☆140Oct 19, 2020Updated 5 years ago
- VeeR EH1 core☆930May 29, 2023Updated 2 years ago
- VeeR EL2 Core☆323Mar 12, 2026Updated last week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,797Feb 17, 2026Updated last month
- RISC-V CPU Core☆417Jun 24, 2025Updated 8 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,197May 26, 2025Updated 9 months ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆93Oct 14, 2020Updated 5 years ago
- ☆16Apr 21, 2019Updated 6 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,845Mar 10, 2026Updated last week
- A simple superscalar out-of-order RISC-V microprocessor☆239Feb 24, 2025Updated last year
- RISC-V CPU Core (RV32IM)☆1,668Sep 18, 2021Updated 4 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Nov 9, 2015Updated 10 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,024Jun 27, 2024Updated last year
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆190Nov 18, 2024Updated last year
- RISC-V Cores, SoC platforms and SoCs☆918Mar 26, 2021Updated 4 years ago
- DUTH RISC-V Superscalar Microprocessor☆34Oct 23, 2024Updated last year
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆77May 15, 2023Updated 2 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,063Feb 11, 2026Updated last month
- GPGPU microprocessor architecture☆2,180Nov 8, 2024Updated last year
- ☆309Jan 23, 2026Updated last month
- ☆14Nov 5, 2017Updated 8 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated 3 weeks ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆261Nov 6, 2024Updated last year
- verification of simple axi-based cache☆18May 14, 2019Updated 6 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆500Updated this week
- Verilog Configurable Cache☆193Mar 9, 2026Updated last week
- ☆261Dec 22, 2022Updated 3 years ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆338Dec 11, 2024Updated last year
- RiscyOO: RISC-V Out-of-Order Processor☆170Jul 3, 2020Updated 5 years ago
- A directory of Western Digital’s RISC-V SweRV Cores☆882Mar 26, 2020Updated 5 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆129Aug 28, 2019Updated 6 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆577Mar 11, 2026Updated last week