risclite / SuperScalar-RISCV-CPULinks
SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.
☆218Updated 4 years ago
Alternatives and similar repositories for SuperScalar-RISCV-CPU
Users that are interested in SuperScalar-RISCV-CPU are comparing it to the libraries listed below
Sorting:
- Various caches written in Verilog-HDL☆125Updated 10 years ago
- An AXI4 crossbar implementation in SystemVerilog☆164Updated last month
- Verilog Configurable Cache☆180Updated 8 months ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 5 years ago
- A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.☆132Updated 5 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆138Updated last year
- Vector processor for RISC-V vector ISA☆122Updated 4 years ago
- Basic RISC-V Test SoC☆138Updated 6 years ago
- RISC-V Torture Test☆195Updated last year
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆272Updated 5 years ago
- Instruction Set Generator initially contributed by Futurewei☆290Updated last year
- Verilog implementation of a RISC-V core☆122Updated 6 years ago
- ☆240Updated 2 years ago
- IEEE 754 floating point unit in Verilog☆145Updated 9 years ago
- AMBA bus generator including AXI, AHB, and APB☆105Updated 4 years ago
- ☆182Updated last year
- RISC-V CPU Core☆359Updated last month
- A Fast, Low-Overhead On-chip Network☆216Updated last week
- Network on Chip Implementation written in SytemVerilog☆186Updated 2 years ago
- ☆293Updated 3 weeks ago
- SystemC/TLM-2.0 Co-simulation framework☆252Updated 2 months ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆171Updated 8 months ago
- Code used in☆193Updated 8 years ago
- RISC-V Debug Support for our PULP RISC-V Cores☆265Updated 3 months ago
- Labs to learn SpinalHDL☆149Updated last year
- FuseSoC-based SoC for VeeR EH1 and EL2☆321Updated 7 months ago
- VeeR EL2 Core☆292Updated last week
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆102Updated last year
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆516Updated 5 months ago