ucb-bar / riscv-sodorLinks
educational microarchitectures for risc-v isa
☆719Updated last month
Alternatives and similar repositories for riscv-sodor
Users that are interested in riscv-sodor are comparing it to the libraries listed below
Sorting:
- Simple RISC-V 3-stage Pipeline in Chisel☆591Updated last year
- chisel tutorial exercises and answers☆735Updated 3 years ago
- Digital Design with Chisel☆863Updated last week
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,068Updated last year
- Flexible Intermediate Representation for RTL☆748Updated last year
- A template project for beginning new Chisel work☆664Updated last week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,121Updated 4 months ago
- Random instruction generator for RISC-V processor verification☆1,171Updated 3 months ago
- RISC-V Formal Verification Framework☆610Updated 3 years ago
- ☆1,060Updated 3 months ago
- VeeR EH1 core☆898Updated 2 years ago
- The OpenPiton Platform☆730Updated last week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,981Updated this week
- Support for Rocket Chip on Zynq FPGAs☆411Updated 6 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,976Updated 4 months ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆674Updated 2 months ago
- RISC-V Cores, SoC platforms and SoCs☆898Updated 4 years ago
- ☆594Updated last week
- 32-bit Superscalar RISC-V CPU☆1,100Updated 4 years ago
- A Linux-capable RISC-V multicore for and by the world☆738Updated last week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,635Updated last week
- Working Draft of the RISC-V Debug Specification Standard☆496Updated 2 weeks ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆935Updated 10 months ago
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆363Updated 8 years ago
- mor1kx - an OpenRISC 1000 processor IP core☆554Updated last month
- Instruction Set Generator initially contributed by Futurewei☆295Updated last year
- OpenXuantie - OpenC910 Core☆1,321Updated last year
- The root repo for lowRISC project and FPGA demos.☆602Updated 2 years ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆513Updated 10 months ago
- A directory of Western Digital’s RISC-V SweRV Cores☆873Updated 5 years ago