ucb-bar / riscv-sodorLinks
educational microarchitectures for risc-v isa
☆719Updated 5 months ago
Alternatives and similar repositories for riscv-sodor
Users that are interested in riscv-sodor are comparing it to the libraries listed below
Sorting:
- Simple RISC-V 3-stage Pipeline in Chisel☆588Updated last year
- chisel tutorial exercises and answers☆739Updated 3 years ago
- Digital Design with Chisel☆855Updated this week
- Flexible Intermediate Representation for RTL☆747Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,109Updated 2 months ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,058Updated 11 months ago
- VeeR EH1 core☆889Updated 2 years ago
- RISC-V Formal Verification Framework☆607Updated 3 years ago
- The OpenPiton Platform☆727Updated last month
- RISC-V Cores, SoC platforms and SoCs☆895Updated 4 years ago
- A template project for beginning new Chisel work☆659Updated 3 months ago
- Random instruction generator for RISC-V processor verification☆1,153Updated 2 months ago
- ☆1,043Updated 2 months ago
- Support for Rocket Chip on Zynq FPGAs☆411Updated 6 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,956Updated 3 months ago
- 32-bit Superscalar RISC-V CPU☆1,086Updated 3 years ago
- ☆583Updated this week
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆361Updated 8 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,937Updated this week
- mor1kx - an OpenRISC 1000 processor IP core☆550Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆926Updated 9 months ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆509Updated 8 months ago
- RISC-V CPU Core☆369Updated last month
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,609Updated 2 weeks ago
- Working Draft of the RISC-V Debug Specification Standard☆495Updated 3 weeks ago
- A Linux-capable RISC-V multicore for and by the world☆721Updated this week
- A directory of Western Digital’s RISC-V SweRV Cores☆872Updated 5 years ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆674Updated last month
- Instruction Set Generator initially contributed by Futurewei☆292Updated last year
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆525Updated 2 weeks ago