educational microarchitectures for risc-v isa
☆752Sep 1, 2025Updated 11 months ago
Alternatives and similar repositories for riscv-sodor
Users that are interested in riscv-sodor are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Simple RISC-V 3-stage Pipeline in Chisel☆619Aug 9, 2024Updated last year
- Rocket Chip Generator☆3,835Jun 2, 2026Updated 2 months ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,208Jul 22, 2026Updated last week
- chisel tutorial exercises and answers☆756Jan 6, 2022Updated 4 years ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,147Sep 10, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Chisel: A Modern Hardware Design Language☆4,745Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,344Updated this week
- Digital Design with Chisel☆923Jul 21, 2026Updated 2 weeks ago
- A template project for beginning new Chisel work☆705Feb 24, 2026Updated 5 months ago
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- A Library of Chisel3 Tools for Digital Signal Processing☆249Apr 29, 2024Updated 2 years ago
- educational microarchitectures for risc-v isa☆68Feb 18, 2019Updated 7 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,271May 29, 2026Updated 2 months ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆223Jan 23, 2020Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated last year
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,188Jul 15, 2026Updated 2 weeks ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆244Nov 20, 2024Updated last year
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,054Updated this week
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,032Jun 26, 2026Updated last month
- A teaching-focused RISC-V CPU design used at UC Davis☆156Feb 5, 2023Updated 3 years ago
- ☆1,229Updated this week
- The root repo for lowRISC project and FPGA demos.☆602Aug 3, 2023Updated 3 years ago
- Chisel examples and code snippets☆283Aug 1, 2022Updated 4 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Common RTL blocks used in SiFive's projects☆193May 13, 2022Updated 4 years ago
- Source files for SiFive's Freedom platforms☆1,145Jul 17, 2026Updated 2 weeks ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,213Feb 11, 2026Updated 5 months ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆103Nov 22, 2019Updated 6 years ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆234Aug 19, 2024Updated last year
- ☆387Jun 14, 2026Updated last month
- Spike, a RISC-V ISA Simulator☆3,186Updated this week
- ☆111Oct 19, 2018Updated 7 years ago
- RISC-V Tools (ISA Simulator and Tests)☆1,194Dec 22, 2022Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆380Jul 12, 2017Updated 9 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,301Updated this week
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- RISC-V Formal Verification Framework☆633Apr 6, 2022Updated 4 years ago
- ☆92Jul 15, 2026Updated 2 weeks ago
- Provides dot visualizations of chisel/firrtl circuits☆123Apr 14, 2023Updated 3 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆166Jan 25, 2024Updated 2 years ago