educational microarchitectures for risc-v isa
☆751Sep 1, 2025Updated 10 months ago
Alternatives and similar repositories for riscv-sodor
Users that are interested in riscv-sodor are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Simple RISC-V 3-stage Pipeline in Chisel☆616Aug 9, 2024Updated last year
- Rocket Chip Generator☆3,817Jun 2, 2026Updated last month
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,199Jun 26, 2026Updated 2 weeks ago
- chisel tutorial exercises and answers☆754Jan 6, 2022Updated 4 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,326Updated this week
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,141Sep 10, 2024Updated last year
- Chisel: A Modern Hardware Design Language☆4,721Updated this week
- Digital Design with Chisel☆923Updated this week
- A template project for beginning new Chisel work☆704Feb 24, 2026Updated 4 months ago
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- A Library of Chisel3 Tools for Digital Signal Processing☆248Apr 29, 2024Updated 2 years ago
- educational microarchitectures for risc-v isa☆68Feb 18, 2019Updated 7 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,264May 29, 2026Updated last month
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆223Jan 23, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated last year
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,186Updated this week
- RISC-V RV64GC emulator designed for RTL co-simulation☆241Nov 20, 2024Updated last year
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,014Updated this week
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,025Jun 26, 2026Updated 2 weeks ago
- A teaching-focused RISC-V CPU design used at UC Davis☆155Feb 5, 2023Updated 3 years ago
- ☆1,219Jun 3, 2026Updated last month
- The root repo for lowRISC project and FPGA demos.☆601Aug 3, 2023Updated 2 years ago
- Chisel examples and code snippets☆284Aug 1, 2022Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,188Feb 11, 2026Updated 5 months ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆234Aug 19, 2024Updated last year
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆103Nov 22, 2019Updated 6 years ago
- Spike, a RISC-V ISA Simulator☆3,171Updated this week
- ☆111Oct 19, 2018Updated 7 years ago
- RISC-V Tools (ISA Simulator and Tests)☆1,193Dec 22, 2022Updated 3 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,260Jun 27, 2024Updated 2 years ago
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆379Jul 12, 2017Updated 9 years ago
- ☆92May 29, 2026Updated last month
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- RISC-V Formal Verification Framework☆633Apr 6, 2022Updated 4 years ago
- Provides dot visualizations of chisel/firrtl circuits☆123Apr 14, 2023Updated 3 years ago
- ☆386Jun 14, 2026Updated last month
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆165Jan 25, 2024Updated 2 years ago
- Comment on the rocket-chip source code☆179Oct 19, 2018Updated 7 years ago
- Chisel components for FPGA projects☆129Sep 19, 2023Updated 2 years ago