educational microarchitectures for risc-v isa
☆758Sep 1, 2025Updated last year
Alternatives and similar repositories for riscv-sodor
Users that are interested in riscv-sodor are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Simple RISC-V 3-stage Pipeline in Chisel☆620Aug 9, 2024Updated 2 years ago
- Rocket Chip Generator☆3,893Sep 13, 2026Updated last month
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,268Oct 8, 2026Updated 2 weeks ago
- chisel tutorial exercises and answers☆758Jan 6, 2022Updated 4 years ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,168Sep 21, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Chisel: A Modern Hardware Design Language☆4,822Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,432Oct 17, 2026Updated last week
- Digital Design with Chisel☆943Updated this week
- A Library of Chisel3 Tools for Digital Signal Processing☆251Apr 29, 2024Updated 2 years ago
- A template project for beginning new Chisel work☆709Feb 24, 2026Updated 8 months ago
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated 2 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,317Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,215Updated this week
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆224Jan 23, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- educational microarchitectures for risc-v isa☆68Feb 18, 2019Updated 7 years ago
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated 2 years ago
- A teaching-focused RISC-V CPU design used at UC Davis☆158Feb 5, 2023Updated 3 years ago
- The root repo for lowRISC project and FPGA demos.☆601Aug 3, 2023Updated 3 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,168Updated this week
- RISC-V RV64GC emulator designed for RTL co-simulation☆244Nov 20, 2024Updated last year
- Chisel examples and code snippets☆288Aug 1, 2022Updated 4 years ago
- ☆111Oct 19, 2018Updated 8 years ago
- Common RTL blocks used in SiFive's projects☆194May 13, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,055Updated this week
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆234Aug 19, 2024Updated 2 years ago
- ☆1,257Updated this week
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆103Nov 22, 2019Updated 6 years ago
- Source files for SiFive's Freedom platforms☆1,148Jul 17, 2026Updated 3 months ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,298Oct 13, 2026Updated last week
- ☆394Aug 19, 2026Updated 2 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,392Sep 7, 2026Updated last month
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆387Jul 12, 2017Updated 9 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- RISC-V CPU Core☆454Jun 24, 2025Updated last year
- Spike, a RISC-V ISA Simulator☆3,264Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,010Nov 15, 2024Updated last year
- Chisel components for FPGA projects☆129Sep 19, 2023Updated 3 years ago
- Comment on the rocket-chip source code☆179Oct 19, 2018Updated 8 years ago
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- A Style Guide for the Chisel Hardware Construction Language☆110Jul 16, 2021Updated 5 years ago