Alternatives and similar repositories for riscv-sodor

Users that are interested in riscv-sodor are comparing it to the libraries listed below

• ucb-bar / riscv-mini
  Simple RISC-V 3-stage Pipeline in Chisel
  ☆602Updated last year
• ucb-bar / chisel-tutorial
  chisel tutorial exercises and answers
  ☆741Updated 4 years ago
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆889Updated last month
• chipsalliance / firrtl
  Flexible Intermediate Representation for RTL
  ☆749Updated last year
• SymbioticEDA / riscv-formal
  RISC-V Formal Verification Framework
  ☆621Updated 3 years ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,158Updated 7 months ago
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆918Updated 2 years ago
• freechipsproject / chisel-bootcamp
  Generator Bootcamp Material: Learn Chisel the Right Way
  ☆1,098Updated last year
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆754Updated 3 months ago
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆1,236Updated 3 months ago
• chipsalliance / chisel-template
  A template project for beginning new Chisel work
  ☆683Updated 3 months ago
• ucb-bar / fpga-zynq
  Support for Rocket Chip on Zynq FPGAs
  ☆414Updated 6 years ago
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆1,166Updated 4 years ago
• riscv-non-isa / riscv-arch-test
  ☆628Updated this week
• riscv-software-src / riscv-tests
  ☆1,102Updated last month
• RoaLogic / RV12
  RISC-V CPU Core
  ☆403Updated 6 months ago
• openrisc / mor1kx
  mor1kx - an OpenRISC 1000 processor IP core
  ☆570Updated 4 months ago
• ridecore / ridecore
  RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.
  ☆371Updated 8 years ago
• riscvarchive / riscv-cores-list
  RISC-V Cores, SoC platforms and SoCs
  ☆907Updated 4 years ago
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆2,047Updated last week
• riscv / riscv-debug-spec
  Working Draft of the RISC-V Debug Specification Standard
  ☆502Updated last week
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆678Updated 5 months ago
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆754Updated 2 months ago
• westerndigitalcorporation / swerv_eh1
  A directory of Western Digital’s RISC-V SweRV Cores
  ☆877Updated 5 years ago
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆557Updated 2 months ago
• openhwgroup / force-riscv
  Instruction Set Generator initially contributed by Futurewei
  ☆304Updated 2 years ago
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆2,087Updated last week
• riscv-software-src / riscv-pk
  RISC-V Proxy Kernel
  ☆679Updated 3 months ago
• ucb-bar / berkeley-hardfloat
  ☆365Updated 3 months ago
• pulp-platform / pulp
  This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…
  ☆533Updated last year