ucb-bar / riscv-sodor
educational microarchitectures for risc-v isa
☆707Updated last week
Alternatives and similar repositories for riscv-sodor:
Users that are interested in riscv-sodor are comparing it to the libraries listed below
- Simple RISC-V 3-stage Pipeline in Chisel☆563Updated 7 months ago
- chisel tutorial exercises and answers☆713Updated 3 years ago
- Digital Design with Chisel☆813Updated this week
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,018Updated 6 months ago
- A template project for beginning new Chisel work☆624Updated last month
- VeeR EH1 core☆858Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,023Updated last month
- RISC-V Formal Verification Framework☆596Updated 2 years ago
- Flexible Intermediate Representation for RTL☆738Updated 6 months ago
- Random instruction generator for RISC-V processor verification☆1,074Updated last month
- 32-bit Superscalar RISC-V CPU☆956Updated 3 years ago
- ☆947Updated 2 weeks ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,839Updated last week
- Support for Rocket Chip on Zynq FPGAs☆406Updated 6 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,773Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,487Updated 2 weeks ago
- Working Draft of the RISC-V Debug Specification Standard☆478Updated 2 weeks ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,234Updated 2 weeks ago
- ☆544Updated last week
- mor1kx - an OpenRISC 1000 processor IP core☆520Updated 5 months ago
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆343Updated 7 years ago
- A Linux-capable RISC-V multicore for and by the world☆667Updated last week
- RISC-V Cores, SoC platforms and SoCs☆863Updated 3 years ago
- Common SystemVerilog components☆583Updated 2 weeks ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆900Updated 3 months ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆364Updated last year
- The OpenPiton Platform☆672Updated this week
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆646Updated 3 months ago
- RISC-V CPU Core☆317Updated 9 months ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆403Updated last month