educational microarchitectures for risc-v isa
☆744Sep 1, 2025Updated 7 months ago
Alternatives and similar repositories for riscv-sodor
Users that are interested in riscv-sodor are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Simple RISC-V 3-stage Pipeline in Chisel☆606Aug 9, 2024Updated last year
- Rocket Chip Generator☆3,739Feb 25, 2026Updated last month
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,133Mar 11, 2026Updated last month
- chisel tutorial exercises and answers☆751Jan 6, 2022Updated 4 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,219Apr 1, 2026Updated 2 weeks ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,126Sep 10, 2024Updated last year
- Chisel: A Modern Hardware Design Language☆4,633Apr 14, 2026Updated last week
- Digital Design with Chisel☆908Apr 9, 2026Updated last week
- A template project for beginning new Chisel work☆698Feb 24, 2026Updated last month
- Flexible Intermediate Representation for RTL☆749Aug 20, 2024Updated last year
- educational microarchitectures for risc-v isa☆67Feb 18, 2019Updated 7 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆246Apr 29, 2024Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,217Updated this week
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆223Jan 23, 2020Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated last year
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,166Feb 21, 2026Updated 2 months ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆240Nov 20, 2024Updated last year
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,008Mar 9, 2026Updated last month
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,895Updated this week
- A teaching-focused RISC-V CPU design used at UC Davis☆155Feb 5, 2023Updated 3 years ago
- ☆1,164Mar 24, 2026Updated 3 weeks ago
- The root repo for lowRISC project and FPGA demos.☆602Aug 3, 2023Updated 2 years ago
- Chisel examples and code snippets☆277Aug 1, 2022Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆102Nov 22, 2019Updated 6 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,118Feb 11, 2026Updated 2 months ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆234Aug 19, 2024Updated last year
- Spike, a RISC-V ISA Simulator☆3,068Updated this week
- ☆111Oct 19, 2018Updated 7 years ago
- RISC-V Tools (ISA Simulator and Tests)☆1,192Dec 22, 2022Updated 3 years ago
- ☆89Apr 9, 2026Updated last week
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆376Jul 12, 2017Updated 8 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,107Jun 27, 2024Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- RISC-V Formal Verification Framework☆629Apr 6, 2022Updated 4 years ago
- Provides dot visualizations of chisel/firrtl circuits☆123Apr 14, 2023Updated 3 years ago
- ☆369Sep 12, 2025Updated 7 months ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆166Jan 25, 2024Updated 2 years ago
- Chisel components for FPGA projects☆129Sep 19, 2023Updated 2 years ago
- A Linux-capable RISC-V multicore for and by the world☆794Apr 8, 2026Updated last week