ucb-bar / riscv-sodorLinks
educational microarchitectures for risc-v isa
☆720Updated last month
Alternatives and similar repositories for riscv-sodor
Users that are interested in riscv-sodor are comparing it to the libraries listed below
Sorting:
- Simple RISC-V 3-stage Pipeline in Chisel☆595Updated last year
- chisel tutorial exercises and answers☆733Updated 3 years ago
- Digital Design with Chisel☆863Updated this week
- Flexible Intermediate Representation for RTL☆748Updated last year
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,069Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,122Updated 4 months ago
- A template project for beginning new Chisel work☆664Updated last month
- RISC-V Formal Verification Framework☆610Updated 3 years ago
- The OpenPiton Platform☆732Updated 3 weeks ago
- Support for Rocket Chip on Zynq FPGAs☆411Updated 6 years ago
- Random instruction generator for RISC-V processor verification☆1,177Updated 3 weeks ago
- VeeR EH1 core☆900Updated 2 years ago
- RISC-V Cores, SoC platforms and SoCs☆897Updated 4 years ago
- 32-bit Superscalar RISC-V CPU☆1,106Updated 4 years ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆673Updated 3 months ago
- mor1kx - an OpenRISC 1000 processor IP core☆556Updated 2 months ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,981Updated 5 months ago
- A Linux-capable RISC-V multicore for and by the world☆741Updated 2 weeks ago
- ☆598Updated this week
- ☆1,069Updated last week
- A directory of Western Digital’s RISC-V SweRV Cores☆872Updated 5 years ago
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆363Updated 8 years ago
- RISC-V CPU Core☆389Updated 3 months ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆936Updated 11 months ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆515Updated 10 months ago
- OpenXuantie - OpenC910 Core☆1,331Updated last year
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆968Updated 4 months ago
- ☆349Updated last month
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,646Updated last month
- Instruction Set Generator initially contributed by Futurewei☆295Updated 2 years ago