ucb-bar / riscv-sodorView external linksLinks
educational microarchitectures for risc-v isa
☆737Sep 1, 2025Updated 5 months ago
Alternatives and similar repositories for riscv-sodor
Users that are interested in riscv-sodor are comparing it to the libraries listed below
Sorting:
- Simple RISC-V 3-stage Pipeline in Chisel☆603Aug 9, 2024Updated last year
- Rocket Chip Generator☆3,677Jan 9, 2026Updated last month
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,072Feb 5, 2026Updated last week
- chisel tutorial exercises and answers☆743Jan 6, 2022Updated 4 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,138Updated this week
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,109Sep 10, 2024Updated last year
- Digital Design with Chisel☆895Updated this week
- Chisel: A Modern Hardware Design Language☆4,567Updated this week
- A template project for beginning new Chisel work☆690Jan 29, 2026Updated 2 weeks ago
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- A Library of Chisel3 Tools for Digital Signal Processing☆244Apr 29, 2024Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,183May 26, 2025Updated 8 months ago
- Chisel/Firrtl execution engine☆155Aug 21, 2024Updated last year
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆222Jan 23, 2020Updated 6 years ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,149Dec 25, 2025Updated last month
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆993Feb 3, 2026Updated last week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,797Updated this week
- educational microarchitectures for risc-v isa☆67Feb 18, 2019Updated 6 years ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆238Nov 20, 2024Updated last year
- A teaching-focused RISC-V CPU design used at UC Davis☆154Feb 5, 2023Updated 3 years ago
- Chisel examples and code snippets☆266Aug 1, 2022Updated 3 years ago
- ☆1,117Jan 22, 2026Updated 3 weeks ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,008Dec 15, 2025Updated 2 months ago
- The root repo for lowRISC project and FPGA demos.☆601Aug 3, 2023Updated 2 years ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆233Aug 19, 2024Updated last year
- RISC-V Formal Verification Framework☆624Apr 6, 2022Updated 3 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,945Jun 27, 2024Updated last year
- Spike, a RISC-V ISA Simulator☆3,017Feb 4, 2026Updated last week
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Nov 22, 2019Updated 6 years ago
- ☆87Jan 30, 2026Updated 2 weeks ago
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆372Jul 12, 2017Updated 8 years ago
- ☆367Sep 12, 2025Updated 5 months ago
- A Linux-capable RISC-V multicore for and by the world☆761Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆962Nov 15, 2024Updated last year
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆163Jan 25, 2024Updated 2 years ago
- RISC-V CPU Core☆405Jun 24, 2025Updated 7 months ago
- Provides various testers for chisel users☆100Jan 12, 2023Updated 3 years ago
- ☆110Oct 19, 2018Updated 7 years ago
- RISC-V Torture Test☆213Jul 11, 2024Updated last year