educational microarchitectures for risc-v isa
☆757Sep 1, 2025Updated last year
Alternatives and similar repositories for riscv-sodor
Users that are interested in riscv-sodor are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Simple RISC-V 3-stage Pipeline in Chisel☆619Aug 9, 2024Updated 2 years ago
- Rocket Chip Generator☆3,878Sep 13, 2026Updated 3 weeks ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,255Sep 11, 2026Updated 3 weeks ago
- chisel tutorial exercises and answers☆757Jan 6, 2022Updated 4 years ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,164Sep 21, 2026Updated 2 weeks ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Chisel: A Modern Hardware Design Language☆4,806Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,412Updated this week
- Digital Design with Chisel☆940Updated this week
- A template project for beginning new Chisel work☆708Feb 24, 2026Updated 7 months ago
- Flexible Intermediate Representation for RTL☆746Aug 20, 2024Updated 2 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆250Apr 29, 2024Updated 2 years ago
- educational microarchitectures for risc-v isa☆68Feb 18, 2019Updated 7 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,306Updated this week
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆224Jan 23, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated 2 years ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,209Updated this week
- RISC-V RV64GC emulator designed for RTL co-simulation☆244Nov 20, 2024Updated last year
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,144Updated this week
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,043Updated this week
- A teaching-focused RISC-V CPU design used at UC Davis☆156Feb 5, 2023Updated 3 years ago
- ☆1,247Sep 25, 2026Updated last week
- The root repo for lowRISC project and FPGA demos.☆601Aug 3, 2023Updated 3 years ago
- Chisel examples and code snippets☆286Aug 1, 2022Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Common RTL blocks used in SiFive's projects☆194May 13, 2022Updated 4 years ago
- Source files for SiFive's Freedom platforms☆1,147Jul 17, 2026Updated 2 months ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,283Sep 27, 2026Updated last week
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆103Nov 22, 2019Updated 6 years ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆234Aug 19, 2024Updated 2 years ago
- ☆393Aug 19, 2026Updated last month
- Spike, a RISC-V ISA Simulator☆3,240Updated this week
- ☆111Oct 19, 2018Updated 7 years ago
- RISC-V Tools (ISA Simulator and Tests)☆1,195Dec 22, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆387Jul 12, 2017Updated 9 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,389Sep 7, 2026Updated 3 weeks ago
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- RISC-V Formal Verification Framework☆634Apr 6, 2022Updated 4 years ago
- ☆92Updated this week
- Provides dot visualizations of chisel/firrtl circuits☆123Apr 14, 2023Updated 3 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆166Jan 25, 2024Updated 2 years ago