ucb-bar / riscv-sodor
educational microarchitectures for risc-v isa
☆707Updated last week
Alternatives and similar repositories for riscv-sodor:
Users that are interested in riscv-sodor are comparing it to the libraries listed below
- Simple RISC-V 3-stage Pipeline in Chisel☆563Updated 7 months ago
- chisel tutorial exercises and answers☆714Updated 3 years ago
- Digital Design with Chisel☆813Updated last week
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,017Updated 6 months ago
- Random instruction generator for RISC-V processor verification☆1,075Updated last month
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,023Updated last month
- Flexible Intermediate Representation for RTL☆738Updated 7 months ago
- VeeR EH1 core☆860Updated last year
- RISC-V Formal Verification Framework☆597Updated 2 years ago
- A template project for beginning new Chisel work☆623Updated last month
- 32-bit Superscalar RISC-V CPU☆961Updated 3 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,840Updated last week
- The OpenPiton Platform☆672Updated last week
- ☆950Updated 2 weeks ago
- RISC-V Cores, SoC platforms and SoCs☆863Updated 3 years ago
- A Linux-capable RISC-V multicore for and by the world☆667Updated 2 weeks ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆647Updated 4 months ago
- Support for Rocket Chip on Zynq FPGAs☆406Updated 6 years ago
- Working Draft of the RISC-V Debug Specification Standard☆478Updated 3 weeks ago
- ☆546Updated 2 weeks ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,780Updated last week
- mor1kx - an OpenRISC 1000 processor IP core☆520Updated 5 months ago
- Common SystemVerilog components☆587Updated 2 weeks ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,491Updated 3 weeks ago
- The root repo for lowRISC project and FPGA demos.☆595Updated last year
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆342Updated 7 years ago
- RISC-V CPU Core☆317Updated 9 months ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆902Updated 4 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,233Updated 3 weeks ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆405Updated this week