ucb-bar / riscv-sodorLinks
educational microarchitectures for risc-v isa
☆718Updated 4 months ago
Alternatives and similar repositories for riscv-sodor
Users that are interested in riscv-sodor are comparing it to the libraries listed below
Sorting:
- Simple RISC-V 3-stage Pipeline in Chisel☆586Updated 11 months ago
- chisel tutorial exercises and answers☆736Updated 3 years ago
- Digital Design with Chisel☆852Updated last month
- Flexible Intermediate Representation for RTL☆747Updated 11 months ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,052Updated 10 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,098Updated 2 months ago
- A template project for beginning new Chisel work☆655Updated 2 months ago
- RISC-V Formal Verification Framework☆605Updated 3 years ago
- Random instruction generator for RISC-V processor verification☆1,144Updated last month
- VeeR EH1 core☆885Updated 2 years ago
- The OpenPiton Platform☆721Updated last week
- RISC-V Cores, SoC platforms and SoCs☆894Updated 4 years ago
- Support for Rocket Chip on Zynq FPGAs☆410Updated 6 years ago
- ☆1,041Updated last month
- 32-bit Superscalar RISC-V CPU☆1,066Updated 3 years ago
- A Linux-capable RISC-V multicore for and by the world☆718Updated 3 months ago
- ☆580Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,944Updated 2 months ago
- mor1kx - an OpenRISC 1000 processor IP core☆550Updated last week
- RISC-V CPU Core☆359Updated last month
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆672Updated 2 weeks ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,915Updated this week
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆362Updated 8 years ago
- A directory of Western Digital’s RISC-V SweRV Cores☆871Updated 5 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,595Updated this week
- Instruction Set Generator initially contributed by Futurewei☆290Updated last year
- Working Draft of the RISC-V Debug Specification Standard☆491Updated 2 months ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆925Updated 8 months ago
- The root repo for lowRISC project and FPGA demos.☆602Updated last year
- RISC-V Proxy Kernel☆648Updated last month