VeeR EH1 core
☆972Jul 16, 2026Updated 2 months ago
Alternatives and similar repositories for Cores-VeeR-EH1
Users that are interested in Cores-VeeR-EH1 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- VeeR EL2 Core☆345Updated this week
- VeeR EH2 core☆280Sep 28, 2026Updated last week
- FuseSoC-based SoC for VeeR EH1 and EL2☆344Dec 11, 2024Updated last year
- A directory of Western Digital’s RISC-V SweRV Cores☆883Mar 26, 2020Updated 6 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,144Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,077Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,306Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,004Nov 15, 2024Updated last year
- 32-bit Superscalar RISC-V CPU☆1,314Sep 18, 2021Updated 5 years ago
- Rocket Chip Generator☆3,878Sep 13, 2026Updated 3 weeks ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,714Sep 24, 2026Updated last week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,209Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,389Sep 7, 2026Updated 3 weeks ago
- A Linux-capable RISC-V multicore for and by the world☆836Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,255Sep 11, 2026Updated 3 weeks ago
- SERV - The SErial RISC-V CPU☆1,896Aug 25, 2026Updated last month
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆283Nov 6, 2024Updated last year
- Random instruction generator for RISC-V processor verification☆1,359Sep 21, 2026Updated 2 weeks ago
- RISC-V Cores, SoC platforms and SoCs☆929Mar 26, 2021Updated 5 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,283Sep 27, 2026Updated last week
- Functional verification project for the CORE-V family of RISC-V cores.☆726Sep 14, 2026Updated 3 weeks ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆231Jan 11, 2026Updated 8 months ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,620Sep 4, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- FPGA reference design for the the Swerv EH1 Core☆71Dec 10, 2019Updated 6 years ago
- The OpenPiton Platform☆831Feb 25, 2026Updated 7 months ago
- OpenXuantie - OpenC910 Core☆1,479Jun 28, 2024Updated 2 years ago
- The Ultra-Low Power RISC-V Core☆1,933Sep 25, 2026Updated last week
- OpenTitan: Open source silicon root of trust☆3,676Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆640Sep 14, 2026Updated 3 weeks ago
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆387Jul 12, 2017Updated 9 years ago
- Common SystemVerilog components☆806Sep 18, 2026Updated 2 weeks ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,412Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- OmniXtend cache coherence protocol☆85Jun 10, 2025Updated last year
- Tile based architecture designed for computing efficiency, scalability and generality☆303Sep 20, 2026Updated 2 weeks ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆139Jul 11, 2025Updated last year
- RISC-V CPU Core (RV32IM)☆1,799Sep 18, 2021Updated 5 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆239Aug 25, 2020Updated 6 years ago
- RISC-V CPU Core☆452Jun 24, 2025Updated last year
- ☆159Oct 6, 2023Updated 2 years ago