VeeR EH1 core
☆966Jul 16, 2026Updated last month
Alternatives and similar repositories for Cores-VeeR-EH1
Users that are interested in Cores-VeeR-EH1 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- VeeR EL2 Core☆343Updated this week
- VeeR EH2 core☆279Updated this week
- FuseSoC-based SoC for VeeR EH1 and EL2☆343Dec 11, 2024Updated last year
- A directory of Western Digital’s RISC-V SweRV Cores☆883Mar 26, 2020Updated 6 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,110Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,053Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,289Aug 26, 2026Updated 2 weeks ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,001Nov 15, 2024Updated last year
- 32-bit Superscalar RISC-V CPU☆1,306Sep 18, 2021Updated 4 years ago
- Rocket Chip Generator☆3,865Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,692Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,201Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,383Sep 7, 2026Updated last week
- A Linux-capable RISC-V multicore for and by the world☆831Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,236Updated this week
- SERV - The SErial RISC-V CPU☆1,882Aug 25, 2026Updated 2 weeks ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆278Nov 6, 2024Updated last year
- Random instruction generator for RISC-V processor verification☆1,354Sep 4, 2026Updated last week
- RISC-V Cores, SoC platforms and SoCs☆926Mar 26, 2021Updated 5 years ago
- Functional verification project for the CORE-V family of RISC-V cores.☆720Updated this week
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆230Jan 11, 2026Updated 8 months ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,251Sep 8, 2026Updated last week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,607Sep 4, 2026Updated last week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- FPGA reference design for the the Swerv EH1 Core☆71Dec 10, 2019Updated 6 years ago
- The OpenPiton Platform☆825Feb 25, 2026Updated 6 months ago
- OpenXuantie - OpenC910 Core☆1,476Jun 28, 2024Updated 2 years ago
- The Ultra-Low Power RISC-V Core☆1,914Aug 6, 2025Updated last year
- OpenTitan: Open source silicon root of trust☆3,643Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆635Jul 24, 2026Updated last month
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆383Jul 12, 2017Updated 9 years ago
- Common SystemVerilog components☆792Sep 3, 2026Updated last week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,386Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- OmniXtend cache coherence protocol☆85Jun 10, 2025Updated last year
- Tile based architecture designed for computing efficiency, scalability and generality☆303Updated this week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆137Jul 11, 2025Updated last year
- RISC-V CPU Core (RV32IM)☆1,788Sep 18, 2021Updated 4 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆237Aug 25, 2020Updated 6 years ago
- RISC-V CPU Core☆448Jun 24, 2025Updated last year
- ☆157Oct 6, 2023Updated 2 years ago