chipsalliance / Cores-VeeR-EH1
VeeR EH1 core
☆858Updated last year
Alternatives and similar repositories for Cores-VeeR-EH1:
Users that are interested in Cores-VeeR-EH1 are comparing it to the libraries listed below
- 32-bit Superscalar RISC-V CPU☆956Updated 3 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,023Updated last month
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,487Updated 2 weeks ago
- A directory of Western Digital’s RISC-V SweRV Cores☆862Updated 4 years ago
- Random instruction generator for RISC-V processor verification☆1,074Updated last month
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,234Updated 2 weeks ago
- RISC-V Formal Verification Framework☆596Updated 2 years ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆646Updated 4 months ago
- The OpenPiton Platform☆672Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆900Updated 4 months ago
- Common SystemVerilog components☆583Updated 2 weeks ago
- Simple RISC-V 3-stage Pipeline in Chisel☆563Updated 7 months ago
- RISC-V Cores, SoC platforms and SoCs☆863Updated 3 years ago
- educational microarchitectures for risc-v isa☆707Updated last week
- Functional verification project for the CORE-V family of RISC-V cores.☆503Updated this week
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆403Updated last month
- A small, light weight, RISC CPU soft core☆1,365Updated last month
- OpenXuantie - OpenC910 Core☆1,235Updated 8 months ago
- ☆544Updated last week
- Digital Design with Chisel☆813Updated this week
- A Linux-capable RISC-V multicore for and by the world☆667Updated last week
- SERV - The SErial RISC-V CPU☆1,504Updated last week
- Linux on LiteX-VexRiscv☆616Updated this week
- SystemVerilog to Verilog conversion☆600Updated 2 weeks ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆308Updated 3 months ago
- RISC-V CPU Core☆317Updated 9 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆459Updated last month
- Working Draft of the RISC-V Debug Specification Standard☆478Updated 2 weeks ago
- mor1kx - an OpenRISC 1000 processor IP core☆520Updated 5 months ago
- ☆947Updated 2 weeks ago