VeeR EH1 core
☆977Jul 16, 2026Updated 3 months ago
Alternatives and similar repositories for Cores-VeeR-EH1
Users that are interested in Cores-VeeR-EH1 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- VeeR EH2 core☆285Oct 6, 2026Updated last month
- VeeR EL2 Core☆354Updated this week
- FuseSoC-based SoC for VeeR EH1 and EL2☆342Dec 11, 2024Updated last year
- A directory of Western Digital’s RISC-V SweRV Cores☆882Mar 26, 2020Updated 6 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,193Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,171Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,017Nov 15, 2024Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,325Nov 3, 2026Updated last week
- 32-bit Superscalar RISC-V CPU☆1,334Sep 18, 2021Updated 5 years ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,218Updated this week
- Rocket Chip Generator☆3,906Sep 13, 2026Updated 2 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,399Sep 7, 2026Updated 2 months ago
- Random instruction generator for RISC-V processor verification☆1,378Oct 28, 2026Updated 2 weeks ago
- A Linux-capable RISC-V multicore for and by the world☆843Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,758Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,314Oct 13, 2026Updated last month
- SERV - The SErial RISC-V CPU☆1,925Aug 25, 2026Updated 2 months ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,287Nov 2, 2026Updated last week
- FPGA reference design for the the Swerv EH1 Core☆71Dec 10, 2019Updated 6 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,640Nov 8, 2026Updated last week
- Functional verification project for the CORE-V family of RISC-V cores.☆742Updated this week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆291Nov 6, 2024Updated 2 years ago
- The OpenPiton Platform☆846Oct 30, 2026Updated 2 weeks ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- RISC-V Cores, SoC platforms and SoCs☆929Mar 26, 2021Updated 5 years ago
- OpenXuantie - OpenC910 Core☆1,500Jun 28, 2024Updated 2 years ago
- The Ultra-Low Power RISC-V Core☆1,986Sep 25, 2026Updated last month
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆388Jul 12, 2017Updated 9 years ago
- OpenTitan: Open source silicon root of trust☆3,758Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆653Updated this week
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆232Jan 11, 2026Updated 10 months ago
- Common SystemVerilog components☆816Sep 18, 2026Updated last month
- Tile based architecture designed for computing efficiency, scalability and generality☆306Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RISC-V CPU Core (RV32IM)☆1,823Sep 18, 2021Updated 5 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆694Updated this week
- RISC-V CPU Core☆456Jun 24, 2025Updated last year
- RISC-V Formal Verification Framework☆635Apr 6, 2022Updated 4 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆568Oct 16, 2026Updated 3 weeks ago
- IC design and development should be faster，simpler and more reliable☆2,035Dec 31, 2021Updated 4 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,461Updated this week
Are these results useful?