VeeR EH1 core
☆960Jul 16, 2026Updated 2 weeks ago
Alternatives and similar repositories for Cores-VeeR-EH1
Users that are interested in Cores-VeeR-EH1 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- VeeR EL2 Core☆343Updated this week
- VeeR EH2 core☆274Jul 20, 2026Updated 2 weeks ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆341Dec 11, 2024Updated last year
- A directory of Western Digital’s RISC-V SweRV Cores☆882Mar 26, 2020Updated 6 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,054Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆1,999Jul 28, 2026Updated last week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,271May 29, 2026Updated 2 months ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆992Nov 15, 2024Updated last year
- 32-bit Superscalar RISC-V CPU☆1,285Sep 18, 2021Updated 4 years ago
- Rocket Chip Generator☆3,835Jun 2, 2026Updated 2 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,645Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,188Jul 15, 2026Updated 2 weeks ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,301Updated this week
- A Linux-capable RISC-V multicore for and by the world☆824Jul 13, 2026Updated 3 weeks ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,208Jul 22, 2026Updated last week
- SERV - The SErial RISC-V CPU☆1,845Jul 10, 2026Updated 3 weeks ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆276Nov 6, 2024Updated last year
- Random instruction generator for RISC-V processor verification☆1,334Apr 3, 2026Updated 4 months ago
- RISC-V Cores, SoC platforms and SoCs☆928Mar 26, 2021Updated 5 years ago
- Functional verification project for the CORE-V family of RISC-V cores.☆707Jul 17, 2026Updated 2 weeks ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆229Jan 11, 2026Updated 6 months ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,213Feb 11, 2026Updated 5 months ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,594May 12, 2026Updated 2 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- FPGA reference design for the the Swerv EH1 Core☆71Dec 10, 2019Updated 6 years ago
- The OpenPiton Platform☆807Feb 25, 2026Updated 5 months ago
- OpenXuantie - OpenC910 Core☆1,461Jun 28, 2024Updated 2 years ago
- The Ultra-Low Power RISC-V Core☆1,892Aug 6, 2025Updated 11 months ago
- OpenTitan: Open source silicon root of trust☆3,578Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆627Jul 24, 2026Updated last week
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆380Jul 12, 2017Updated 9 years ago
- Common SystemVerilog components☆775Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,344Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- OmniXtend cache coherence protocol☆84Jun 10, 2025Updated last year
- Tile based architecture designed for computing efficiency, scalability and generality☆302Jul 27, 2026Updated last week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆137Jul 11, 2025Updated last year
- RISC-V CPU Core (RV32IM)☆1,758Sep 18, 2021Updated 4 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆236Aug 25, 2020Updated 5 years ago
- RISC-V CPU Core☆442Jun 24, 2025Updated last year
- ☆158Oct 6, 2023Updated 2 years ago