chipsalliance / Cores-VeeR-EH1Links
VeeR EH1 core
☆889Updated 2 years ago
Alternatives and similar repositories for Cores-VeeR-EH1
Users that are interested in Cores-VeeR-EH1 are comparing it to the libraries listed below
Sorting:
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,109Updated 2 months ago
- Random instruction generator for RISC-V processor verification☆1,153Updated 2 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,609Updated 2 weeks ago
- 32-bit Superscalar RISC-V CPU☆1,086Updated 3 years ago
- RISC-V Cores, SoC platforms and SoCs☆895Updated 4 years ago
- The OpenPiton Platform☆727Updated last month
- A directory of Western Digital’s RISC-V SweRV Cores☆872Updated 5 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆926Updated 9 months ago
- Functional verification project for the CORE-V family of RISC-V cores.☆583Updated last week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,353Updated last week
- Common SystemVerilog components☆649Updated this week
- educational microarchitectures for risc-v isa☆719Updated 5 months ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆509Updated 8 months ago
- A Linux-capable RISC-V multicore for and by the world☆721Updated this week
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆674Updated last month
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆438Updated 3 months ago
- RISC-V Formal Verification Framework☆607Updated 3 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆525Updated 2 weeks ago
- ☆583Updated last week
- OpenXuantie - OpenC910 Core☆1,300Updated last year
- BaseJump STL: A Standard Template Library for SystemVerilog☆598Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,325Updated this week
- A small, light weight, RISC CPU soft core☆1,449Updated 2 weeks ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆323Updated 8 months ago
- SystemVerilog to Verilog conversion☆659Updated 2 months ago
- Simple RISC-V 3-stage Pipeline in Chisel☆588Updated last year
- Linux on LiteX-VexRiscv☆655Updated last month
- Digital Design with Chisel☆855Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,937Updated this week
- RISC-V CPU Core☆369Updated 2 months ago