VeeR EH1 core
☆971Jul 16, 2026Updated 3 months ago
Alternatives and similar repositories for Cores-VeeR-EH1
Users that are interested in Cores-VeeR-EH1 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- VeeR EL2 Core☆349Updated this week
- VeeR EH2 core☆283Oct 6, 2026Updated 2 weeks ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆343Dec 11, 2024Updated last year
- A directory of Western Digital’s RISC-V SweRV Cores☆884Mar 26, 2020Updated 6 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,168Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,135Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,317Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,010Nov 15, 2024Updated last year
- 32-bit Superscalar RISC-V CPU☆1,323Sep 18, 2021Updated 5 years ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,215Updated this week
- Rocket Chip Generator☆3,893Sep 13, 2026Updated last month
- A Linux-capable RISC-V multicore for and by the world☆840Oct 14, 2026Updated last week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,392Sep 7, 2026Updated last month
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,735Sep 24, 2026Updated last month
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Random instruction generator for RISC-V processor verification☆1,370Updated this week
- SERV - The SErial RISC-V CPU☆1,907Aug 25, 2026Updated 2 months ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,298Oct 13, 2026Updated last week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,268Oct 8, 2026Updated 2 weeks ago
- Functional verification project for the CORE-V family of RISC-V cores.☆733Updated this week
- The OpenPiton Platform☆836Feb 25, 2026Updated 8 months ago
- FPGA reference design for the the Swerv EH1 Core☆72Dec 10, 2019Updated 6 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆287Nov 6, 2024Updated last year
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,630Oct 12, 2026Updated 2 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆232Jan 11, 2026Updated 9 months ago
- RISC-V Cores, SoC platforms and SoCs☆930Mar 26, 2021Updated 5 years ago
- The Ultra-Low Power RISC-V Core☆1,952Sep 25, 2026Updated last month
- Common SystemVerilog components☆810Sep 18, 2026Updated last month
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆646Sep 14, 2026Updated last month
- OpenTitan: Open source silicon root of trust☆3,714Updated this week
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆387Jul 12, 2017Updated 9 years ago
- OpenXuantie - OpenC910 Core☆1,485Jun 28, 2024Updated 2 years ago
- Tile based architecture designed for computing efficiency, scalability and generality☆303Sep 20, 2026Updated last month
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- RISC-V CPU Core☆454Jun 24, 2025Updated last year
- BaseJump STL: A Standard Template Library for SystemVerilog☆691Updated this week
- RISC-V Formal Verification Framework☆633Apr 6, 2022Updated 4 years ago
- RISC-V CPU Core (RV32IM)☆1,810Sep 18, 2021Updated 5 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆139Jul 11, 2025Updated last year
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,432Oct 17, 2026Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,478Updated this week