chipsalliance / Cores-VeeR-EH1
VeeR EH1 core
☆860Updated last year
Alternatives and similar repositories for Cores-VeeR-EH1:
Users that are interested in Cores-VeeR-EH1 are comparing it to the libraries listed below
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,023Updated last month
- 32-bit Superscalar RISC-V CPU☆961Updated 3 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,233Updated 2 weeks ago
- Random instruction generator for RISC-V processor verification☆1,075Updated last month
- Common SystemVerilog components☆587Updated 2 weeks ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,491Updated 3 weeks ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆902Updated 4 months ago
- The OpenPiton Platform☆672Updated last week
- RISC-V Cores, SoC platforms and SoCs☆863Updated 3 years ago
- Functional verification project for the CORE-V family of RISC-V cores.☆506Updated this week
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆647Updated 4 months ago
- A Linux-capable RISC-V multicore for and by the world☆667Updated 2 weeks ago
- educational microarchitectures for risc-v isa☆707Updated last week
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆405Updated this week
- Simple RISC-V 3-stage Pipeline in Chisel☆563Updated 7 months ago
- RISC-V Formal Verification Framework☆597Updated 2 years ago
- A directory of Western Digital’s RISC-V SweRV Cores☆862Updated 4 years ago
- A small, light weight, RISC CPU soft core☆1,367Updated last month
- FuseSoC-based SoC for VeeR EH1 and EL2☆308Updated 3 months ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆481Updated 3 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆460Updated last month
- Various HDL (Verilog) IP Cores☆751Updated 3 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆559Updated last week
- Digital Design with Chisel☆813Updated this week
- mor1kx - an OpenRISC 1000 processor IP core☆520Updated 5 months ago
- Verilog PCI express components☆1,243Updated 10 months ago
- RISC-V CPU Core☆317Updated 9 months ago
- Linux on LiteX-VexRiscv☆616Updated last week
- VeeR EL2 Core☆266Updated this week
- Bus bridges and other odds and ends☆523Updated last month