VeeR EH1 core
☆934May 29, 2023Updated 2 years ago
Alternatives and similar repositories for Cores-VeeR-EH1
Users that are interested in Cores-VeeR-EH1 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- VeeR EL2 Core☆332Mar 12, 2026Updated last month
- ☆263Dec 22, 2022Updated 3 years ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆339Dec 11, 2024Updated last year
- A directory of Western Digital’s RISC-V SweRV Cores☆882Mar 26, 2020Updated 6 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,895Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,849Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,217Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆978Nov 15, 2024Updated last year
- 32-bit Superscalar RISC-V CPU☆1,235Sep 18, 2021Updated 4 years ago
- Rocket Chip Generator☆3,739Feb 25, 2026Updated last month
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,555Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,166Feb 21, 2026Updated last month
- A Linux-capable RISC-V multicore for and by the world☆794Apr 8, 2026Updated last week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,107Jun 27, 2024Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- SERV - The SErial RISC-V CPU☆1,785Feb 19, 2026Updated 2 months ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,133Mar 11, 2026Updated last month
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆268Nov 6, 2024Updated last year
- Random instruction generator for RISC-V processor verification☆1,282Apr 3, 2026Updated 2 weeks ago
- RISC-V Cores, SoC platforms and SoCs☆920Mar 26, 2021Updated 5 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,118Feb 11, 2026Updated 2 months ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆224Jan 11, 2026Updated 3 months ago
- Functional verification project for the CORE-V family of RISC-V cores.☆673Apr 13, 2026Updated last week
- FPGA reference design for the the Swerv EH1 Core☆71Dec 10, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,532Apr 14, 2026Updated last week
- The OpenPiton Platform☆782Feb 25, 2026Updated last month
- The Ultra-Low Power RISC-V Core☆1,806Aug 6, 2025Updated 8 months ago
- OpenTitan: Open source silicon root of trust☆3,297Updated this week
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆376Jul 12, 2017Updated 8 years ago
- Common SystemVerilog components☆736Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,219Apr 1, 2026Updated 2 weeks ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆591Apr 7, 2026Updated last week
- OmniXtend cache coherence protocol☆84Jun 10, 2025Updated 10 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆130Jul 11, 2025Updated 9 months ago
- OpenXuantie - OpenC910 Core☆1,426Jun 28, 2024Updated last year
- RISC-V CPU Core (RV32IM)☆1,698Sep 18, 2021Updated 4 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆231Aug 25, 2020Updated 5 years ago
- ☆155Oct 6, 2023Updated 2 years ago
- RISC-V CPU Core☆424Jun 24, 2025Updated 9 months ago
- RISC-V Formal Verification Framework☆629Apr 6, 2022Updated 4 years ago