A small, light weight, RISC CPU soft core
☆1,590Sep 16, 2026Updated 3 weeks ago
Alternatives and similar repositories for zipcpu
Users that are interested in zipcpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,622Sep 4, 2026Updated last month
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,281Sep 27, 2026Updated last week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,391Sep 7, 2026Updated last month
- SERV - The SErial RISC-V CPU☆1,900Aug 25, 2026Updated last month
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,152Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Verilog library for ASIC and FPGA designers☆1,442May 8, 2024Updated 2 years ago
- A simple, basic, formally verified UART controller☆353Jan 29, 2024Updated 2 years ago
- Bus bridges and other odds and ends☆706Sep 11, 2026Updated 3 weeks ago
- GPGPU microprocessor architecture☆2,226Nov 8, 2024Updated last year
- mor1kx - an OpenRISC 1000 processor IP core☆592Jun 6, 2026Updated 4 months ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,090Updated this week
- Must-have verilog systemverilog modules☆2,024Mar 12, 2026Updated 6 months ago
- 32-bit Superscalar RISC-V CPU☆1,313Sep 18, 2021Updated 5 years ago
- RISC-V CPU Core (RV32IM)☆1,799Sep 18, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆46Oct 27, 2022Updated 3 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,714Sep 24, 2026Updated 2 weeks ago
- The Ultra-Low Power RISC-V Core☆1,936Sep 25, 2026Updated 2 weeks ago
- Common SystemVerilog components☆807Sep 18, 2026Updated 3 weeks ago
- A utility for Composing FPGA designs from Peripherals☆193Aug 31, 2026Updated last month
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,006Nov 15, 2024Updated last year
- Build your hardware, easily!☆4,151Updated this week
- Various HDL (Verilog) IP Cores☆935Jul 1, 2021Updated 5 years ago
- Verilog AXI components for FPGA implementation☆2,153Feb 27, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Yosys Open SYnthesis Suite☆4,793Updated this week
- Verilog Ethernet components for FPGA implementation☆3,119Feb 27, 2025Updated last year
- BaseJump STL: A Standard Template Library for SystemVerilog☆689Sep 28, 2026Updated last week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,309Oct 1, 2026Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,472Sep 25, 2026Updated 2 weeks ago
- Verilator open-source SystemVerilog simulator and lint system☆4,001Updated this week
- RISC-V CPU Core☆453Jun 24, 2025Updated last year
- VeeR EH1 core☆971Jul 16, 2026Updated 2 months ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,289Updated this week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Rocket Chip Generator☆3,883Sep 13, 2026Updated 3 weeks ago
- A Linux-capable RISC-V multicore for and by the world☆835Updated this week
- Chisel: A Modern Hardware Design Language☆4,807Updated this week
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,855Mar 24, 2021Updated 5 years ago
- Hardware Description Languages☆1,181Jul 9, 2026Updated 3 months ago
- RISC-V Formal Verification Framework☆634Apr 6, 2022Updated 4 years ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆383Oct 19, 2023Updated 2 years ago