A small, light weight, RISC CPU soft core
☆1,567Dec 8, 2025Updated 7 months ago
Alternatives and similar repositories for zipcpu
Users that are interested in zipcpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,588May 12, 2026Updated 2 months ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,196Feb 11, 2026Updated 5 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,267Jun 27, 2024Updated 2 years ago
- SERV - The SErial RISC-V CPU☆1,831Jul 10, 2026Updated last week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,024Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Verilog library for ASIC and FPGA designers☆1,433May 8, 2024Updated 2 years ago
- A simple, basic, formally verified UART controller☆343Jan 29, 2024Updated 2 years ago
- Bus bridges and other odds and ends☆688Jun 2, 2026Updated last month
- GPGPU microprocessor architecture☆2,209Nov 8, 2024Updated last year
- mor1kx - an OpenRISC 1000 processor IP core☆586Jun 6, 2026Updated last month
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,976Updated this week
- Must-have verilog systemverilog modules☆1,997Mar 12, 2026Updated 4 months ago
- 32-bit Superscalar RISC-V CPU☆1,281Sep 18, 2021Updated 4 years ago
- RISC-V CPU Core (RV32IM)☆1,756Sep 18, 2021Updated 4 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆45Oct 27, 2022Updated 3 years ago
- The Ultra-Low Power RISC-V Core☆1,885Aug 6, 2025Updated 11 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,625Updated this week
- Common SystemVerilog components☆766Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆989Nov 15, 2024Updated last year
- A utility for Composing FPGA designs from Peripherals☆191Jul 4, 2026Updated 2 weeks ago
- Various HDL (Verilog) IP Cores☆924Jul 1, 2021Updated 5 years ago
- Build your hardware, easily!☆3,998Updated this week
- Verilog AXI components for FPGA implementation☆2,095Feb 27, 2025Updated last year
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Yosys Open SYnthesis Suite☆4,612Updated this week
- Verilog Ethernet components for FPGA implementation☆3,037Feb 27, 2025Updated last year
- BaseJump STL: A Standard Template Library for SystemVerilog☆674Jul 7, 2026Updated last week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,266May 29, 2026Updated last month
- Package manager and build abstraction tool for FPGA/ASIC development☆1,435Jul 2, 2026Updated 2 weeks ago
- Verilator open-source SystemVerilog simulator and lint system☆3,754Updated this week
- RISC-V CPU Core☆441Jun 24, 2025Updated last year
- VeeR EH1 core☆955Updated this week
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,184Updated this week
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Rocket Chip Generator☆3,820Jun 2, 2026Updated last month
- A Linux-capable RISC-V multicore for and by the world☆823Jul 13, 2026Updated last week
- Chisel: A Modern Hardware Design Language☆4,729Updated this week
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,848Mar 24, 2021Updated 5 years ago
- Hardware Description Languages☆1,162Jul 9, 2026Updated last week
- RISC-V Formal Verification Framework☆633Apr 6, 2022Updated 4 years ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆383Oct 19, 2023Updated 2 years ago