A small, light weight, RISC CPU soft core
☆1,525Dec 8, 2025Updated 3 months ago
Alternatives and similar repositories for zipcpu
Users that are interested in zipcpu are comparing it to the libraries listed below
Sorting:
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,501Jan 7, 2026Updated 2 months ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,063Feb 11, 2026Updated last month
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,024Jun 27, 2024Updated last year
- SERV - The SErial RISC-V CPU☆1,766Feb 19, 2026Updated last month
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,845Mar 10, 2026Updated last week
- Verilog library for ASIC and FPGA designers☆1,393May 8, 2024Updated last year
- A simple, basic, formally verified UART controller☆329Jan 29, 2024Updated 2 years ago
- Bus bridges and other odds and ends☆650Mar 10, 2026Updated last week
- GPGPU microprocessor architecture☆2,180Nov 8, 2024Updated last year
- mor1kx - an OpenRISC 1000 processor IP core☆578Aug 21, 2025Updated 6 months ago
- Must-have verilog systemverilog modules☆1,937Mar 12, 2026Updated last week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,797Feb 17, 2026Updated last month
- 32-bit Superscalar RISC-V CPU☆1,191Sep 18, 2021Updated 4 years ago
- The Ultra-Low Power RISC-V Core☆1,774Aug 6, 2025Updated 7 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,519Mar 11, 2026Updated last week
- RISC-V CPU Core (RV32IM)☆1,668Sep 18, 2021Updated 4 years ago
- Common SystemVerilog components☆723Mar 11, 2026Updated last week
- A utility for Composing FPGA designs from Peripherals☆187Dec 23, 2024Updated last year
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆45Oct 27, 2022Updated 3 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆966Nov 15, 2024Updated last year
- Build your hardware, easily!☆3,773Updated this week
- Various HDL (Verilog) IP Cores☆879Jul 1, 2021Updated 4 years ago
- Yosys Open SYnthesis Suite☆4,333Updated this week
- Verilog AXI components for FPGA implementation☆1,987Feb 27, 2025Updated last year
- Verilog Ethernet components for FPGA implementation☆2,879Feb 27, 2025Updated last year
- Package manager and build abstraction tool for FPGA/ASIC development☆1,396Feb 13, 2026Updated last month
- BaseJump STL: A Standard Template Library for SystemVerilog☆653Jan 19, 2026Updated 2 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,197May 26, 2025Updated 9 months ago
- VeeR EH1 core☆930May 29, 2023Updated 2 years ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,000Updated this week
- RISC-V CPU Core☆417Jun 24, 2025Updated 8 months ago
- Verilator open-source SystemVerilog simulator and lint system☆3,439Updated this week
- A Linux-capable RISC-V multicore for and by the world☆784Updated this week
- Rocket Chip Generator☆3,722Feb 25, 2026Updated 3 weeks ago
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,827Mar 24, 2021Updated 4 years ago
- Chisel: A Modern Hardware Design Language☆4,611Updated this week
- RISC-V Formal Verification Framework☆625Apr 6, 2022Updated 3 years ago
- Hardware Description Languages☆1,127Jul 14, 2025Updated 8 months ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,154Feb 21, 2026Updated 3 weeks ago