A small, light weight, RISC CPU soft core
☆1,533Dec 8, 2025Updated 4 months ago
Alternatives and similar repositories for zipcpu
Users that are interested in zipcpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,527Jan 7, 2026Updated 3 months ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,095Feb 11, 2026Updated last month
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,077Jun 27, 2024Updated last year
- SERV - The SErial RISC-V CPU☆1,779Feb 19, 2026Updated last month
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,873Mar 23, 2026Updated 2 weeks ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- Verilog library for ASIC and FPGA designers☆1,403May 8, 2024Updated last year
- A simple, basic, formally verified UART controller☆328Jan 29, 2024Updated 2 years ago
- Bus bridges and other odds and ends☆660Mar 10, 2026Updated 3 weeks ago
- GPGPU microprocessor architecture☆2,185Nov 8, 2024Updated last year
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,824Feb 17, 2026Updated last month
- mor1kx - an OpenRISC 1000 processor IP core☆581Aug 21, 2025Updated 7 months ago
- Must-have verilog systemverilog modules☆1,945Mar 12, 2026Updated 3 weeks ago
- 32-bit Superscalar RISC-V CPU☆1,223Sep 18, 2021Updated 4 years ago
- RISC-V CPU Core (RV32IM)☆1,692Sep 18, 2021Updated 4 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,539Mar 31, 2026Updated last week
- The Ultra-Low Power RISC-V Core☆1,796Aug 6, 2025Updated 8 months ago
- Common SystemVerilog components☆727Mar 31, 2026Updated last week
- A utility for Composing FPGA designs from Peripherals☆188Dec 23, 2024Updated last year
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆45Oct 27, 2022Updated 3 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆974Nov 15, 2024Updated last year
- Build your hardware, easily!☆3,817Apr 2, 2026Updated last week
- Various HDL (Verilog) IP Cores☆887Jul 1, 2021Updated 4 years ago
- Yosys Open SYnthesis Suite☆4,385Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Verilog AXI components for FPGA implementation☆2,010Feb 27, 2025Updated last year
- Verilog Ethernet components for FPGA implementation☆2,908Feb 27, 2025Updated last year
- BaseJump STL: A Standard Template Library for SystemVerilog☆657Apr 3, 2026Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,407Feb 13, 2026Updated last month
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,205May 26, 2025Updated 10 months ago
- Verilator open-source SystemVerilog simulator and lint system☆3,517Updated this week
- VeeR EH1 core☆933May 29, 2023Updated 2 years ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,019Updated this week
- RISC-V CPU Core☆420Jun 24, 2025Updated 9 months ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- A Linux-capable RISC-V multicore for and by the world☆790Updated this week
- Rocket Chip Generator☆3,734Feb 25, 2026Updated last month
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,831Mar 24, 2021Updated 5 years ago
- Chisel: A Modern Hardware Design Language☆4,626Updated this week
- RISC-V Formal Verification Framework☆628Apr 6, 2022Updated 4 years ago
- Hardware Description Languages☆1,140Updated this week
- Verilog PCI express components☆1,564Apr 26, 2024Updated last year