ZipCPU / zipcpuLinks
A small, light weight, RISC CPU soft core
☆1,438Updated 5 months ago
Alternatives and similar repositories for zipcpu
Users that are interested in zipcpu are comparing it to the libraries listed below
Sorting:
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,374Updated 2 weeks ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,834Updated 3 weeks ago
- VeeR EH1 core☆885Updated 2 years ago
- SERV - The SErial RISC-V CPU☆1,615Updated last month
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆672Updated 2 weeks ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,595Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,568Updated this week
- 32-bit Superscalar RISC-V CPU☆1,066Updated 3 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,098Updated 2 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,313Updated last month
- Verilog library for ASIC and FPGA designers☆1,320Updated last year
- RISC-V Cores, SoC platforms and SoCs☆894Updated 4 years ago
- mor1kx - an OpenRISC 1000 processor IP core☆550Updated 2 weeks ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,091Updated 4 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,603Updated last year
- A directory of Western Digital’s RISC-V SweRV Cores☆871Updated 5 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆925Updated 8 months ago
- The OpenPiton Platform☆721Updated last week
- An open-source microcontroller system based on RISC-V☆968Updated last year
- Random instruction generator for RISC-V processor verification☆1,144Updated last month
- Scala based HDL☆1,829Updated 2 weeks ago
- educational microarchitectures for risc-v isa☆718Updated 4 months ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆1,823Updated this week
- cocotb: Python-based chip (RTL) verification☆2,050Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,944Updated 2 months ago
- Linux on LiteX-VexRiscv☆653Updated last month
- RISC-V Formal Verification Framework☆605Updated 3 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,339Updated last week
- A Linux-capable RISC-V multicore for and by the world☆718Updated 3 months ago
- RISC-V CPU Core (RV32IM)☆1,507Updated 3 years ago