A small, light weight, RISC CPU soft core
☆1,540Dec 8, 2025Updated 5 months ago
Alternatives and similar repositories for zipcpu
Users that are interested in zipcpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,553May 12, 2026Updated last week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,142Feb 11, 2026Updated 3 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,149Jun 27, 2024Updated last year
- SERV - The SErial RISC-V CPU☆1,795Feb 19, 2026Updated 3 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,939May 13, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Verilog library for ASIC and FPGA designers☆1,415May 8, 2024Updated 2 years ago
- A simple, basic, formally verified UART controller☆338Jan 29, 2024Updated 2 years ago
- Bus bridges and other odds and ends☆669Mar 10, 2026Updated 2 months ago
- GPGPU microprocessor architecture☆2,188Nov 8, 2024Updated last year
- mor1kx - an OpenRISC 1000 processor IP core☆583Aug 21, 2025Updated 8 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,875May 7, 2026Updated last week
- Must-have verilog systemverilog modules☆1,958Mar 12, 2026Updated 2 months ago
- 32-bit Superscalar RISC-V CPU☆1,247Sep 18, 2021Updated 4 years ago
- RISC-V CPU Core (RV32IM)☆1,719Sep 18, 2021Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The Ultra-Low Power RISC-V Core☆1,833Aug 6, 2025Updated 9 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,581Updated this week
- Common SystemVerilog components☆747May 7, 2026Updated last week
- A utility for Composing FPGA designs from Peripherals☆188Dec 23, 2024Updated last year
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆45Oct 27, 2022Updated 3 years ago
- Build your hardware, easily!☆3,884Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆980Nov 15, 2024Updated last year
- Verilog AXI components for FPGA implementation☆2,044Feb 27, 2025Updated last year
- Various HDL (Verilog) IP Cores☆901Jul 1, 2021Updated 4 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Yosys Open SYnthesis Suite☆4,443Updated this week
- Verilog Ethernet components for FPGA implementation☆2,959Feb 27, 2025Updated last year
- BaseJump STL: A Standard Template Library for SystemVerilog☆664May 11, 2026Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,417May 10, 2026Updated last week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,231Apr 17, 2026Updated last month
- Verilator open-source SystemVerilog simulator and lint system☆3,604May 12, 2026Updated last week
- VeeR EH1 core☆942May 29, 2023Updated 2 years ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,061Updated this week
- RISC-V CPU Core☆428Jun 24, 2025Updated 10 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- A Linux-capable RISC-V multicore for and by the world☆801Apr 24, 2026Updated 3 weeks ago
- Rocket Chip Generator☆3,768Apr 21, 2026Updated 3 weeks ago
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,841Mar 24, 2021Updated 5 years ago
- RISC-V Formal Verification Framework☆631Apr 6, 2022Updated 4 years ago
- Chisel: A Modern Hardware Design Language☆4,661Updated this week
- Hardware Description Languages☆1,147Apr 6, 2026Updated last month
- Verilog PCI express components☆1,596Apr 26, 2024Updated 2 years ago