ZipCPU / zipcpuLinks
A small, light weight, RISC CPU soft core
☆1,496Updated last month
Alternatives and similar repositories for zipcpu
Users that are interested in zipcpu are comparing it to the libraries listed below
Sorting:
- SERV - The SErial RISC-V CPU☆1,726Updated last week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,466Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,970Updated 3 weeks ago
- VeeR EH1 core☆918Updated 2 years ago
- Verilog library for ASIC and FPGA designers☆1,382Updated last year
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,748Updated last week
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆678Updated 5 months ago
- 32-bit Superscalar RISC-V CPU☆1,169Updated 4 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,381Updated 3 weeks ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,728Updated 2 weeks ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,158Updated 7 months ago
- RISC-V Cores, SoC platforms and SoCs☆907Updated 4 years ago
- mor1kx - an OpenRISC 1000 processor IP core☆570Updated 4 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,878Updated last year
- The OpenPiton Platform☆758Updated 3 months ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆951Updated last year
- A directory of Western Digital ’s RISC-V SweRV Cores☆877Updated 5 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,047Updated last week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,144Updated 2 weeks ago
- RISC-V CPU Core (RV32IM)☆1,612Updated 4 years ago
- Scala based HDL☆1,903Updated this week
- Linux on LiteX-VexRiscv☆677Updated 2 weeks ago
- Random instruction generator for RISC-V processor verification☆1,236Updated 3 months ago
- An open-source microcontroller system based on RISC-V☆1,000Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,453Updated last month
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆1,952Updated last week
- educational microarchitectures for risc-v isa☆729Updated 4 months ago
- A Linux-capable RISC-V multicore for and by the world☆754Updated 2 months ago
- RISC-V Formal Verification Framework☆621Updated 3 years ago
- Hardware Description Languages☆1,092Updated 5 months ago