A small, light weight, RISC CPU soft core
☆1,509Dec 8, 2025Updated 2 months ago
Alternatives and similar repositories for zipcpu
Users that are interested in zipcpu are comparing it to the libraries listed below
Sorting:
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,493Jan 7, 2026Updated last month
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,026Feb 11, 2026Updated 2 weeks ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,966Jun 27, 2024Updated last year
- SERV - The SErial RISC-V CPU☆1,757Feb 19, 2026Updated last week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,817Feb 18, 2026Updated last week
- Verilog library for ASIC and FPGA designers☆1,392May 8, 2024Updated last year
- 32-bit Superscalar RISC-V CPU☆1,178Sep 18, 2021Updated 4 years ago
- GPGPU microprocessor architecture☆2,179Nov 8, 2024Updated last year
- A simple, basic, formally verified UART controller☆326Jan 29, 2024Updated 2 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,771Feb 17, 2026Updated last week
- mor1kx - an OpenRISC 1000 processor IP core☆577Aug 21, 2025Updated 6 months ago
- Bus bridges and other odds and ends☆639Apr 14, 2025Updated 10 months ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆963Nov 15, 2024Updated last year
- Build your hardware, easily!☆3,739Updated this week
- Yosys Open SYnthesis Suite☆4,293Updated this week
- Must-have verilog systemverilog modules☆1,929Feb 19, 2026Updated last week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,500Updated this week
- A utility for Composing FPGA designs from Peripherals☆186Dec 23, 2024Updated last year
- The Ultra-Low Power RISC-V Core☆1,738Aug 6, 2025Updated 6 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,389Feb 13, 2026Updated 2 weeks ago
- RISC-V CPU Core (RV32IM)☆1,646Sep 18, 2021Updated 4 years ago
- Common SystemVerilog components☆712Feb 6, 2026Updated 3 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆649Jan 19, 2026Updated last month
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,187May 26, 2025Updated 9 months ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆1,984Updated this week
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆45Oct 27, 2022Updated 3 years ago
- Verilog Ethernet components for FPGA implementation☆2,858Feb 27, 2025Updated last year
- Rocket Chip Generator☆3,696Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,381Updated this week
- Various HDL (Verilog) IP Cores☆876Jul 1, 2021Updated 4 years ago
- VeeR EH1 core☆927May 29, 2023Updated 2 years ago
- A Linux-capable RISC-V multicore for and by the world☆769Feb 9, 2026Updated 2 weeks ago
- Verilog AXI components for FPGA implementation☆1,965Feb 27, 2025Updated last year
- RISC-V Formal Verification Framework☆625Apr 6, 2022Updated 3 years ago
- Chisel: A Modern Hardware Design Language☆4,588Updated this week
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,406Nov 18, 2025Updated 3 months ago
- RISC-V CPU Core☆409Jun 24, 2025Updated 8 months ago
- Verilog PCI express components☆1,539Apr 26, 2024Updated last year
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,079Feb 5, 2026Updated 3 weeks ago