ZipCPU / zipcpuLinks
A small, light weight, RISC CPU soft core
☆1,465Updated 2 months ago
Alternatives and similar repositories for zipcpu
Users that are interested in zipcpu are comparing it to the libraries listed below
Sorting:
- VeeR EH1 core☆900Updated 2 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,420Updated 3 months ago
- Verilog library for ASIC and FPGA designers☆1,341Updated last year
- 32-bit Superscalar RISC-V CPU☆1,106Updated 4 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,122Updated 4 months ago
- SERV - The SErial RISC-V CPU☆1,659Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,646Updated last month
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆673Updated 3 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,344Updated last week
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,892Updated 3 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,638Updated last week
- RISC-V Cores, SoC platforms and SoCs☆897Updated 4 years ago
- A directory of Western Digital’s RISC-V SweRV Cores☆872Updated 5 years ago
- mor1kx - an OpenRISC 1000 processor IP core☆556Updated 2 months ago
- Random instruction generator for RISC-V processor verification☆1,177Updated 3 weeks ago
- An open-source microcontroller system based on RISC-V☆980Updated last year
- The OpenPiton Platform☆732Updated 3 weeks ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,111Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆936Updated 11 months ago
- nextpnr portable FPGA place and route tool☆1,532Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,981Updated 5 months ago
- cocotb: Python-based chip (RTL) verification☆2,117Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,715Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,385Updated last week
- RISC-V CPU Core (RV32IM)☆1,554Updated 4 years ago
- educational microarchitectures for risc-v isa☆720Updated last month
- Linux on LiteX-VexRiscv☆665Updated last month
- A Linux-capable RISC-V multicore for and by the world☆741Updated 2 weeks ago
- Various HDL (Verilog) IP Cores☆839Updated 4 years ago
- Hardware Description Languages☆1,069Updated 3 months ago