A small, light weight, RISC CPU soft core
☆1,559Dec 8, 2025Updated 6 months ago
Alternatives and similar repositories for zipcpu
Users that are interested in zipcpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,571May 12, 2026Updated last month
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,177Feb 11, 2026Updated 4 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,233Jun 27, 2024Updated 2 years ago
- SERV - The SErial RISC-V CPU☆1,822Jun 17, 2026Updated last week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,983Updated this week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Verilog library for ASIC and FPGA designers☆1,429May 8, 2024Updated 2 years ago
- A simple, basic, formally verified UART controller☆342Jan 29, 2024Updated 2 years ago
- Bus bridges and other odds and ends☆683Jun 2, 2026Updated 3 weeks ago
- GPGPU microprocessor architecture☆2,202Nov 8, 2024Updated last year
- mor1kx - an OpenRISC 1000 processor IP core☆586Jun 6, 2026Updated 3 weeks ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,933Jun 11, 2026Updated 2 weeks ago
- Must-have verilog systemverilog modules☆1,983Mar 12, 2026Updated 3 months ago
- 32-bit Superscalar RISC-V CPU☆1,266Sep 18, 2021Updated 4 years ago
- RISC-V CPU Core (RV32IM)☆1,740Sep 18, 2021Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- The Ultra-Low Power RISC-V Core☆1,865Aug 6, 2025Updated 10 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,607Updated this week
- Common SystemVerilog components☆762Updated this week
- A utility for Composing FPGA designs from Peripherals☆189Dec 23, 2024Updated last year
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆45Oct 27, 2022Updated 3 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆985Nov 15, 2024Updated last year
- Build your hardware, easily!☆3,969Updated this week
- Verilog AXI components for FPGA implementation☆2,078Feb 27, 2025Updated last year
- Various HDL (Verilog) IP Cores☆914Jul 1, 2021Updated 4 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Yosys Open SYnthesis Suite☆4,553Updated this week
- Verilog Ethernet components for FPGA implementation☆3,008Feb 27, 2025Updated last year
- BaseJump STL: A Standard Template Library for SystemVerilog☆671Jun 16, 2026Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,426Jun 17, 2026Updated last week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,255May 29, 2026Updated last month
- Verilator open-source SystemVerilog simulator and lint system☆3,700Updated this week
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,154Jun 16, 2026Updated last week
- VeeR EH1 core☆950May 29, 2023Updated 3 years ago
- RISC-V CPU Core☆439Jun 24, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A Linux-capable RISC-V multicore for and by the world☆812Jun 5, 2026Updated 3 weeks ago
- Rocket Chip Generator☆3,798Jun 2, 2026Updated 3 weeks ago
- Chisel: A Modern Hardware Design Language☆4,701Updated this week
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,848Mar 24, 2021Updated 5 years ago
- RISC-V Formal Verification Framework☆633Apr 6, 2022Updated 4 years ago
- Hardware Description Languages☆1,158Apr 6, 2026Updated 2 months ago
- Verilog PCI express components☆1,615Apr 26, 2024Updated 2 years ago