A small, light weight, RISC CPU soft core
☆1,546Dec 8, 2025Updated 6 months ago
Alternatives and similar repositories for zipcpu
Users that are interested in zipcpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,561May 12, 2026Updated 3 weeks ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,159Feb 11, 2026Updated 3 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,188Jun 27, 2024Updated last year
- SERV - The SErial RISC-V CPU☆1,811Feb 19, 2026Updated 3 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,960Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Verilog library for ASIC and FPGA designers☆1,420May 8, 2024Updated 2 years ago
- A simple, basic, formally verified UART controller☆339Jan 29, 2024Updated 2 years ago
- Bus bridges and other odds and ends☆676Jun 2, 2026Updated last week
- GPGPU microprocessor architecture☆2,195Nov 8, 2024Updated last year
- mor1kx - an OpenRISC 1000 processor IP core☆584Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,907Updated this week
- Must-have verilog systemverilog modules☆1,969Mar 12, 2026Updated 2 months ago
- 32-bit Superscalar RISC-V CPU☆1,256Sep 18, 2021Updated 4 years ago
- RISC-V CPU Core (RV32IM)☆1,731Sep 18, 2021Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- The Ultra-Low Power RISC-V Core☆1,848Aug 6, 2025Updated 10 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,591Jun 1, 2026Updated last week
- Common SystemVerilog components☆755Updated this week
- A utility for Composing FPGA designs from Peripherals☆188Dec 23, 2024Updated last year
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆45Oct 27, 2022Updated 3 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆982Nov 15, 2024Updated last year
- Build your hardware, easily!☆3,912Updated this week
- Verilog AXI components for FPGA implementation☆2,068Feb 27, 2025Updated last year
- Various HDL (Verilog) IP Cores☆904Jul 1, 2021Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Yosys Open SYnthesis Suite☆4,513Updated this week
- Verilog Ethernet components for FPGA implementation☆2,976Feb 27, 2025Updated last year
- BaseJump STL: A Standard Template Library for SystemVerilog☆668May 11, 2026Updated 3 weeks ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,417May 10, 2026Updated 3 weeks ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,243May 29, 2026Updated last week
- Verilator open-source SystemVerilog simulator and lint system☆3,654Updated this week
- VeeR EH1 core☆949May 29, 2023Updated 3 years ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,127Updated this week
- RISC-V CPU Core☆433Jun 24, 2025Updated 11 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A Linux-capable RISC-V multicore for and by the world☆809Updated this week
- Rocket Chip Generator☆3,783Jun 2, 2026Updated last week
- Chisel: A Modern Hardware Design Language☆4,672Updated this week
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,843Mar 24, 2021Updated 5 years ago
- RISC-V Formal Verification Framework☆631Apr 6, 2022Updated 4 years ago
- Hardware Description Languages☆1,149Apr 6, 2026Updated 2 months ago
- Verilog PCI express components☆1,608Apr 26, 2024Updated 2 years ago