A small, light weight, RISC CPU soft core
☆1,597Sep 16, 2026Updated last month
Alternatives and similar repositories for zipcpu
Users that are interested in zipcpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,629Oct 12, 2026Updated 2 weeks ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,300Oct 13, 2026Updated 2 weeks ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,394Sep 7, 2026Updated last month
- A simple, basic, formally verified UART controller☆356Jan 29, 2024Updated 2 years ago
- SERV - The SErial RISC-V CPU☆1,909Aug 25, 2026Updated 2 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,177Updated this week
- Verilog library for ASIC and FPGA designers☆1,441May 8, 2024Updated 2 years ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,141Updated this week
- Bus bridges and other odds and ends☆714Sep 11, 2026Updated last month
- 32-bit Superscalar RISC-V CPU☆1,325Sep 18, 2021Updated 5 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,739Updated this week
- GPGPU microprocessor architecture☆2,231Nov 8, 2024Updated last year
- RISC-V CPU Core (RV32IM)☆1,810Sep 18, 2021Updated 5 years ago
- Build your hardware, easily!☆4,178Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- The Ultra-Low Power RISC-V Core☆1,960Sep 25, 2026Updated last month
- A utility for Composing FPGA designs from Peripherals☆194Aug 31, 2026Updated last month
- Must-have verilog systemverilog modules☆2,030Mar 12, 2026Updated 7 months ago
- mor1kx - an OpenRISC 1000 processor IP core☆592Jun 6, 2026Updated 4 months ago
- Common SystemVerilog components☆810Sep 18, 2026Updated last month
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,013Nov 15, 2024Updated last year
- Verilog AXI components for FPGA implementation☆2,167Feb 27, 2025Updated last year
- Yosys Open SYnthesis Suite☆4,854Updated this week
- Various HDL (Verilog) IP Cores☆939Jul 1, 2021Updated 5 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- BaseJump STL: A Standard Template Library for SystemVerilog☆691Updated this week
- Verilog Ethernet components for FPGA implementation☆3,140Feb 27, 2025Updated last year
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,302Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,317Oct 20, 2026Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,478Oct 23, 2026Updated last week
- RISC-V CPU Core☆454Jun 24, 2025Updated last year
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,214Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆4,041Updated this week
- VeeR EH1 core☆972Jul 16, 2026Updated 3 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆46Oct 27, 2022Updated 4 years ago
- Rocket Chip Generator☆3,892Sep 13, 2026Updated last month
- A Linux-capable RISC-V multicore for and by the world☆839Oct 14, 2026Updated 2 weeks ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆695Jul 16, 2025Updated last year
- cocotb: Python-based chip (RTL) verification☆2,559Updated this week
- Chisel: A Modern Hardware Design Language☆4,825Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,273Oct 8, 2026Updated 3 weeks ago