A small, light weight, RISC CPU soft core
☆1,531Dec 8, 2025Updated 4 months ago
Alternatives and similar repositories for zipcpu
Users that are interested in zipcpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,541Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,125Feb 11, 2026Updated 2 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,121Jun 27, 2024Updated last year
- SERV - The SErial RISC-V CPU☆1,791Feb 19, 2026Updated 2 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,906Apr 23, 2026Updated last week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Verilog library for ASIC and FPGA designers☆1,410May 8, 2024Updated last year
- A simple, basic, formally verified UART controller☆336Jan 29, 2024Updated 2 years ago
- Bus bridges and other odds and ends☆662Mar 10, 2026Updated last month
- GPGPU microprocessor architecture☆2,188Nov 8, 2024Updated last year
- mor1kx - an OpenRISC 1000 processor IP core☆581Aug 21, 2025Updated 8 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,859Apr 14, 2026Updated 2 weeks ago
- Must-have verilog systemverilog modules☆1,949Mar 12, 2026Updated last month
- 32-bit Superscalar RISC-V CPU☆1,236Sep 18, 2021Updated 4 years ago
- RISC-V CPU Core (RV32IM)☆1,712Sep 18, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The Ultra-Low Power RISC-V Core☆1,819Aug 6, 2025Updated 8 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,561Apr 22, 2026Updated last week
- Common SystemVerilog components☆738Updated this week
- A utility for Composing FPGA designs from Peripherals☆188Dec 23, 2024Updated last year
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆45Oct 27, 2022Updated 3 years ago
- Build your hardware, easily!☆3,851Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆978Nov 15, 2024Updated last year
- Verilog AXI components for FPGA implementation☆2,030Feb 27, 2025Updated last year
- Various HDL (Verilog) IP Cores☆895Jul 1, 2021Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Yosys Open SYnthesis Suite☆4,416Updated this week
- Verilog Ethernet components for FPGA implementation☆2,942Feb 27, 2025Updated last year
- BaseJump STL: A Standard Template Library for SystemVerilog☆660Apr 7, 2026Updated 3 weeks ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,410Feb 13, 2026Updated 2 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,221Apr 17, 2026Updated last week
- Verilator open-source SystemVerilog simulator and lint system☆3,568Updated this week
- VeeR EH1 core☆935May 29, 2023Updated 2 years ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,042Updated this week
- RISC-V CPU Core☆425Jun 24, 2025Updated 10 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A Linux-capable RISC-V multicore for and by the world☆798Updated this week
- Rocket Chip Generator☆3,750Apr 21, 2026Updated last week
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,838Mar 24, 2021Updated 5 years ago
- RISC-V Formal Verification Framework☆629Apr 6, 2022Updated 4 years ago
- Chisel: A Modern Hardware Design Language☆4,644Updated this week
- Hardware Description Languages☆1,142Apr 6, 2026Updated 3 weeks ago
- Verilog PCI express components☆1,579Apr 26, 2024Updated 2 years ago