RISC-V CPU Core
☆432Jun 24, 2025Updated 11 months ago
Alternatives and similar repositories for RV12
Users that are interested in RV12 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆981Nov 15, 2024Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,235Apr 17, 2026Updated last month
- An open-source microcontroller system based on RISC-V☆1,036Feb 6, 2024Updated 2 years ago
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆378Jul 12, 2017Updated 8 years ago
- A 32-bit Microcontroller featuring a RISC-V core☆162Feb 28, 2018Updated 8 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,947Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,883May 7, 2026Updated 2 weeks ago
- 32-bit Superscalar RISC-V CPU☆1,248Sep 18, 2021Updated 4 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,149Jun 27, 2024Updated last year
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆132Jul 11, 2025Updated 10 months ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆91Jul 29, 2019Updated 6 years ago
- The root repo for lowRISC project and FPGA demos.☆601Aug 3, 2023Updated 2 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,553May 12, 2026Updated last week
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆146Oct 2, 2025Updated 7 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Universal Advanced JTAG Debug Interface☆17May 10, 2024Updated 2 years ago
- ☆265Dec 22, 2022Updated 3 years ago
- VeeR EH1 core☆945May 29, 2023Updated 2 years ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,175Feb 21, 2026Updated 3 months ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,146Feb 11, 2026Updated 3 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆310Apr 1, 2026Updated last month
- Common SystemVerilog components☆751Updated this week
- CDL Hardware implementations; BBC microcomputer, RISC-V (numerous), frame buffers, JTAG, etc☆17Feb 20, 2020Updated 6 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆235Aug 25, 2020Updated 5 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆269Nov 6, 2024Updated last year
- Rocket Chip Generator☆3,773Apr 21, 2026Updated last month
- ☆10Nov 8, 2019Updated 6 years ago
- A directory of Western Digital’s RISC-V SweRV Cores☆881Mar 26, 2020Updated 6 years ago
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆77May 15, 2023Updated 3 years ago
- RISC-V microcontroller IP core for embedded, FPGA and ASIC applications☆196May 16, 2026Updated last week
- Platform Level Interrupt Controller☆47May 10, 2024Updated 2 years ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆337Updated this week
- Yet Another RISC-V Implementation☆99Sep 21, 2024Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- VeeR EL2 Core☆338Updated this week
- RISC-V Formal Verification Framework☆631Apr 6, 2022Updated 4 years ago
- SERV - The SErial RISC-V CPU☆1,801Feb 19, 2026Updated 3 months ago
- Functional verification project for the CORE-V family of RISC-V cores.☆683Apr 16, 2026Updated last month
- A simple RISC-V processor for use in FPGA designs.☆286Aug 19, 2024Updated last year
- FuseSoC-based SoC for VeeR EH1 and EL2☆342Dec 11, 2024Updated last year
- CORE-V Family of RISC-V Cores☆352Mar 31, 2026Updated last month