Alternatives and similar repositories for RV12:

Users that are interested in RV12 are comparing it to the libraries listed below

• chipsalliance / Cores-VeeR-EH2
  ☆225Updated 2 years ago
• pulp-platform / riscv-dbg
  RISC-V Debug Support for our PULP RISC-V Cores
  ☆241Updated 3 months ago
• efabless / raven-picorv32
  Silicon-validated SoC implementation of the PicoSoc/PicoRV32
  ☆264Updated 4 years ago
• openhwgroup / force-riscv
  Instruction Set Generator initially contributed by Futurewei
  ☆271Updated last year
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆454Updated this week
• chipsalliance / VeeRwolf
  FuseSoC-based SoC for VeeR EH1 and EL2
  ☆306Updated 2 months ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆570Updated last week
• chipsalliance / Cores-VeeR-EL2
  VeeR EL2 Core
  ☆263Updated this week
• openhwgroup / core-v-verif
  Functional verification project for the CORE-V family of RISC-V cores.
  ☆489Updated this week
• chipsalliance / dromajo
  RISC-V RV64GC emulator designed for RTL co-simulation
  ☆220Updated 2 months ago
• risclite / SuperScalar-RISCV-CPU
  SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.
  ☆204Updated 4 years ago
• sifive / sifive-blocks
  Common RTL blocks used in SiFive's projects
  ☆181Updated 2 years ago
• pulp-platform / pulpissimo
  This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…
  ☆399Updated 2 weeks ago
• skordal / potato
  A simple RISC-V processor for use in FPGA designs.
  ☆267Updated 5 months ago
• openhwgroup / programs
  Documentation for the OpenHW Group's set of CORE-V RISC-V cores
  ☆205Updated this week
• openhwgroup / cv32e40x
  4 stage, in-order, compute RISC-V core based on the CV32E40P
  ☆226Updated 3 months ago
• ucb-bar / riscv-torture
  RISC-V Torture Test
  ☆177Updated 7 months ago
• ucb-bar / berkeley-hardfloat
  ☆302Updated 5 months ago
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆639Updated 3 months ago
• bluespec / Piccolo
  RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)
  ☆316Updated 3 years ago
• SpinalHDL / NaxRiscv
  ☆275Updated this week
• riscv-non-isa / riscv-arch-test
  ☆537Updated this week
• IObundle / iob-cache
  Verilog Configurable Cache
  ☆169Updated 2 months ago
• openhwgroup / core-v-cores
  CORE-V Family of RISC-V Cores
  ☆228Updated this week
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆845Updated last year
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆518Updated last week
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,009Updated this week
• ultraembedded / riscv_soc
  Basic RISC-V Test SoC
  ☆111Updated 5 years ago
• lowRISC / ariane
  Ariane is a 6-stage RISC-V CPU
  ☆130Updated 5 years ago
• pulp-platform / pulp
  This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…
  ☆472Updated 2 months ago