RoaLogic / RV12Links
RISC-V CPU Core
☆351Updated 3 weeks ago
Alternatives and similar repositories for RV12
Users that are interested in RV12 are comparing it to the libraries listed below
Sorting:
- ☆239Updated 2 years ago
- RISC-V Debug Support for our PULP RISC-V Cores☆260Updated 2 months ago
- Instruction Set Generator initially contributed by Futurewei☆289Updated last year
- VeeR EL2 Core☆288Updated 2 weeks ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆321Updated 7 months ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆271Updated 4 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆510Updated 5 months ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆431Updated 2 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆240Updated 8 months ago
- Common SystemVerilog components☆634Updated last week
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆217Updated last month
- Functional verification project for the CORE-V family of RISC-V cores.☆563Updated last week
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆217Updated 4 years ago
- CORE-V Family of RISC-V Cores☆278Updated 5 months ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆229Updated 7 months ago
- ☆292Updated last week
- RISC-V Torture Test☆196Updated last year
- A simple RISC-V processor for use in FPGA designs.☆277Updated 10 months ago
- RISC-V microcontroller IP core developed in Verilog☆174Updated 3 months ago
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆326Updated 3 years ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆271Updated this week
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆669Updated 3 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆587Updated this week
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆503Updated 7 months ago
- ☆332Updated 10 months ago
- mor1kx - an OpenRISC 1000 processor IP core☆549Updated 3 months ago
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆361Updated 8 years ago
- ☆577Updated this week
- Bus bridges and other odds and ends☆572Updated 3 months ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆181Updated 3 weeks ago