RoaLogic / RV12Links
RISC-V CPU Core
☆387Updated 3 months ago
Alternatives and similar repositories for RV12
Users that are interested in RV12 are comparing it to the libraries listed below
Sorting:
- RISC-V Debug Support for our PULP RISC-V Cores☆274Updated 2 weeks ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆325Updated 9 months ago
- ☆245Updated 2 years ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆440Updated 4 months ago
- Instruction Set Generator initially contributed by Futurewei☆295Updated last year
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆245Updated 11 months ago
- VeeR EL2 Core☆297Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆532Updated last month
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆277Updated 5 years ago
- Common SystemVerilog components☆661Updated last week
- A simple RISC-V processor for use in FPGA designs.☆279Updated last year
- CORE-V Family of RISC-V Cores☆300Updated 7 months ago
- RISC-V Torture Test☆197Updated last year
- Functional verification project for the CORE-V family of RISC-V cores.☆599Updated 2 weeks ago
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆327Updated 3 years ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆219Updated 4 months ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆218Updated 5 years ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆514Updated 10 months ago
- ☆297Updated 2 weeks ago
- RISC-V microcontroller IP core developed in Verilog☆183Updated 5 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆286Updated last week
- BaseJump STL: A Standard Template Library for SystemVerilog☆611Updated last week
- RISC-V RV64GC emulator designed for RTL co-simulation☆232Updated 10 months ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆374Updated last year
- Verilog Configurable Cache☆183Updated 10 months ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆674Updated 2 months ago
- ☆346Updated 3 weeks ago
- RISC-V Formal Verification Framework☆612Updated 3 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆462Updated 2 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆268Updated 2 weeks ago