RISC-V CPU Core
☆454Jun 24, 2025Updated last year
Alternatives and similar repositories for RV12
Users that are interested in RV12 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,316Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,013Nov 15, 2024Updated last year
- 32-bit Superscalar RISC-V CPU☆1,327Sep 18, 2021Updated 5 years ago
- An open-source microcontroller system based on RISC-V☆1,073Feb 6, 2024Updated 2 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,180Updated this week
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- A 32-bit Microcontroller featuring a RISC-V core☆166Feb 28, 2018Updated 8 years ago
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆386Jul 12, 2017Updated 9 years ago
- RISC-V Debug Support for our PULP RISC-V Cores☆332Sep 15, 2026Updated last month
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆288Nov 6, 2024Updated last year
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,147Updated this week
- Common SystemVerilog components☆812Sep 18, 2026Updated last month
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,632Oct 12, 2026Updated 3 weeks ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,398Sep 7, 2026Updated last month
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,214Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- The root repo for lowRISC project and FPGA demos.☆601Aug 3, 2023Updated 3 years ago
- VeeR EH2 core☆282Oct 6, 2026Updated 3 weeks ago
- Pequeno R5 (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32IM ISA.☆161Aug 21, 2026Updated 2 months ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,301Oct 13, 2026Updated 2 weeks ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆343Dec 11, 2024Updated last year
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆140Jul 11, 2025Updated last year
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆163Oct 31, 2024Updated 2 years ago
- The Ultra-Low Power RISC-V Core☆1,966Sep 25, 2026Updated last month
- Functional verification project for the CORE-V family of RISC-V cores.☆736Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- VeeR EH1 core☆971Jul 16, 2026Updated 3 months ago
- RISC-V Verification Interface☆168Sep 25, 2026Updated last month
- Generic Register Interface (contains various adapters)☆141Aug 6, 2026Updated 2 months ago
- SERV - The SErial RISC-V CPU☆1,912Aug 25, 2026Updated 2 months ago
- GEMM and GEMM-Ops accelerator for PULP systems☆126Oct 22, 2026Updated last week
- Basic RISC-V Test SoC☆212Apr 7, 2019Updated 7 years ago
- Rocket Chip Generator☆3,895Sep 13, 2026Updated last month
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆94Jul 29, 2019Updated 7 years ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆385Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A Linux-capable RISC-V multicore for and by the world☆840Updated this week
- educational microarchitectures for risc-v isa☆758Sep 1, 2025Updated last year
- CORE-V Family of RISC-V Cores☆379Mar 31, 2026Updated 7 months ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆239Aug 25, 2020Updated 6 years ago
- RISC-V CPU Core (RV32IM)☆1,811Sep 18, 2021Updated 5 years ago
- Verilog library for ASIC and FPGA designers☆1,440May 8, 2024Updated 2 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆647Sep 14, 2026Updated last month