RoaLogic / RV12Links
RISC-V CPU Core
☆370Updated 2 months ago
Alternatives and similar repositories for RV12
Users that are interested in RV12 are comparing it to the libraries listed below
Sorting:
- ☆243Updated 2 years ago
- RISC-V Debug Support for our PULP RISC-V Cores☆270Updated 4 months ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆274Updated 5 years ago
- Instruction Set Generator initially contributed by Futurewei☆293Updated last year
- VeeR EL2 Core☆294Updated 2 weeks ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆323Updated 8 months ago
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆327Updated 3 years ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆439Updated 3 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆244Updated 9 months ago
- Common SystemVerilog components☆649Updated last week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆523Updated 3 weeks ago
- RISC-V Torture Test☆197Updated last year
- CORE-V Family of RISC-V Cores☆289Updated 6 months ago
- A simple RISC-V processor for use in FPGA designs.☆279Updated last year
- RISC-V microcontroller IP core developed in Verilog☆178Updated 4 months ago
- Functional verification project for the CORE-V family of RISC-V cores.☆585Updated last week
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆375Updated last year
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆218Updated 3 months ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆217Updated 5 years ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆278Updated last week
- ☆294Updated 2 weeks ago
- ☆337Updated 11 months ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆230Updated 9 months ago
- RISC-V Formal Verification Framework☆608Updated 3 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆598Updated 2 weeks ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆510Updated 9 months ago
- mor1kx - an OpenRISC 1000 processor IP core☆550Updated this week
- Tile based architecture designed for computing efficiency, scalability and generality☆263Updated 2 months ago
- ☆587Updated this week
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆187Updated last month