RoaLogic / RV12Links
RISC-V CPU Core
☆389Updated 4 months ago
Alternatives and similar repositories for RV12
Users that are interested in RV12 are comparing it to the libraries listed below
Sorting:
- RISC-V Debug Support for our PULP RISC-V Cores☆277Updated 2 weeks ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆534Updated last week
- Instruction Set Generator initially contributed by Futurewei☆295Updated 2 years ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆446Updated 5 months ago
- ☆245Updated 2 years ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆328Updated 10 months ago
- VeeR EL2 Core☆302Updated 2 weeks ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆275Updated 5 years ago
- Common SystemVerilog components☆666Updated last month
- CORE-V Family of RISC-V Cores☆302Updated 8 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆244Updated 11 months ago
- ☆298Updated last month
- Functional verification project for the CORE-V family of RISC-V cores.☆603Updated last week
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆219Updated 5 months ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆233Updated 11 months ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆217Updated 5 years ago
- RISC-V Torture Test☆200Updated last year
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆517Updated 11 months ago
- RISC-V soft-core microcontroller for FPGA implementation☆184Updated last week
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆326Updated 3 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆613Updated this week
- Verilog Configurable Cache☆184Updated 2 weeks ago
- A simple RISC-V processor for use in FPGA designs.☆279Updated last year
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆466Updated 2 months ago
- ☆350Updated last month
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆291Updated this week
- Tile based architecture designed for computing efficiency, scalability and generality☆272Updated last month
- Code used in☆197Updated 8 years ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆186Updated 3 weeks ago
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆363Updated 8 years ago