Alternatives and similar repositories for hw:

Users that are interested in hw are comparing it to the libraries listed below

• nvdla / doc
  Documentation for NVDLA.
  ☆247Updated 9 months ago
• nvdla / sw
  NVDLA SW
  ☆497Updated 4 years ago
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆1,110Updated 3 months ago
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,279Updated last year
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,267Updated this week
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,709Updated 2 months ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,063Updated 2 months ago
• dgschwend / zynqnet
  Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"
  ☆751Updated 7 years ago
• ucb-bar / gemmini
  Berkeley's Spatial Array Generator
  ☆941Updated 3 weeks ago
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆1,836Updated this week
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆1,966Updated this week
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,530Updated last week
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆875Updated last year
• pulp-platform / pulpino
  An open-source microcontroller system based on RISC-V
  ☆952Updated last year
• doonny / PipeCNN
  An OpenCL-based FPGA Accelerator for Convolutional Neural Networks
  ☆1,299Updated 3 years ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆802Updated 2 months ago
• syntacore / scr1
  SCR1 is a high-quality open-source RISC-V MCU core in Verilog
  ☆912Updated 5 months ago
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,279Updated last year
• pulp-platform / pulpissimo
  This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…
  ☆421Updated last month
• freechipsproject / chisel-bootcamp
  Generator Bootcamp Material: Learn Chisel the Right Way
  ☆1,032Updated 8 months ago
• VerticalResearchGroup / miaow
  An open source GPU based off of the AMD Southern Islands ISA.
  ☆1,160Updated 7 years ago
• ucb-bar / fpga-zynq
  Support for Rocket Chip on Zynq FPGAs
  ☆407Updated 6 years ago
• ucb-bar / chisel-tutorial
  chisel tutorial exercises and answers
  ☆724Updated 3 years ago
• OpenDLA / OpenDLA
  A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.
  ☆142Updated 7 years ago
• XUANTIE-RV / openc910
  OpenXuantie - OpenC910 Core
  ☆1,265Updated 10 months ago
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆1,011Updated 3 years ago
• IBM / AccDNN
  A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.
  ☆417Updated 5 years ago
• jbush001 / NyuziProcessor
  GPGPU microprocessor architecture
  ☆2,074Updated 6 months ago
• riscv-mcu / e203_hbirdv2
  The Ultra-Low Power RISC-V Core
  ☆1,486Updated 7 months ago
• openhwgroup / cva6
  The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
  ☆2,455Updated this week