Alternatives and similar repositories for hw

Users that are interested in hw are comparing it to the libraries listed below

• nvdla / doc
  Documentation for NVDLA.
  ☆260Updated 5 months ago
• ucb-bar / gemmini
  Berkeley's Spatial Array Generator
  ☆1,162Updated this week
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,379Updated last year
• nvdla / sw
  NVDLA SW
  ☆511Updated 4 years ago
• XUANTIE-RV / openc910
  OpenXuantie - OpenC910 Core
  ☆1,366Updated last year
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,447Updated 3 weeks ago
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆1,232Updated 3 months ago
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆2,082Updated this week
• freechipsproject / chisel-bootcamp
  Generator Bootcamp Material: Learn Chisel the Right Way
  ☆1,097Updated last year
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,156Updated 7 months ago
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,902Updated 10 months ago
• dgschwend / zynqnet
  Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"
  ☆767Updated 8 years ago
• doonny / PipeCNN
  An OpenCL-based FPGA Accelerator for Convolutional Neural Networks
  ☆1,361Updated 3 years ago
• fengbintu / Neural-Networks-on-Silicon
  This is originally a collection of papers on neural network accelerators. Now it's more like my selection of research on deep learning an…
  ☆2,046Updated last month
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,719Updated last week
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆852Updated 10 months ago
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,496Updated last year
• riscv-mcu / e203_hbirdv2
  The Ultra-Low Power RISC-V Core
  ☆1,690Updated 4 months ago
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆917Updated 2 years ago
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆2,201Updated this week
• ucb-bar / chisel-tutorial
  chisel tutorial exercises and answers
  ☆739Updated 3 years ago
• jofrfu / tinyTPU
  Implementation of a Tensor Processing Unit for embedded systems and the IoT.
  ☆529Updated 6 years ago
• vortexgpgpu / vortex
  ☆1,838Updated this week
• ucb-bar / fpga-zynq
  Support for Rocket Chip on Zynq FPGAs
  ☆414Updated 6 years ago
• riscvarchive / riscv-cores-list
  RISC-V Cores, SoC platforms and SoCs
  ☆907Updated 4 years ago
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆728Updated 4 months ago
• pulp-platform / pulp
  This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…
  ☆533Updated last year
• THU-DSP-LAB / ventus-gpgpu
  GPGPU processor supporting RISCV-V extension, developed with Chisel HDL
  ☆858Updated this week
• verilog-to-routing / vtr-verilog-to-routing
  Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆1,183Updated last week
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆2,042Updated this week