nvdla / hwLinks
RTL, Cmodel, and testbench for NVDLA
☆1,899Updated 3 years ago
Alternatives and similar repositories for hw
Users that are interested in hw are comparing it to the libraries listed below
Sorting:
- Documentation for NVDLA.☆248Updated 10 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,877Updated last week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,080Updated 3 weeks ago
- Berkeley's Spatial Array Generator☆972Updated 2 months ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,042Updated 9 months ago
- Verilog library for ASIC and FPGA designers☆1,303Updated last year
- chisel tutorial exercises and answers☆730Updated 3 years ago
- NVDLA SW☆497Updated 4 years ago
- OpenXuantie - OpenC910 Core☆1,281Updated 11 months ago
- Random instruction generator for RISC-V processor verification☆1,135Updated 2 weeks ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,308Updated this week
- The Ultra-Low Power RISC-V Core☆1,524Updated 8 months ago
- GPGPU microprocessor architecture☆2,090Updated 7 months ago
- ☆1,551Updated this week
- The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux☆2,513Updated this week
- Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"☆754Updated 8 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,568Updated 2 weeks ago
- VeeR EH1 core☆883Updated 2 years ago
- Verilog AXI components for FPGA implementation☆1,746Updated 3 months ago
- RISC-V Cores, SoC platforms and SoCs☆887Updated 4 years ago
- An open source GPU based off of the AMD Southern Islands ISA.☆1,183Updated 7 years ago
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆721Updated last year
- Verilog PCI express components☆1,359Updated last year
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,923Updated last month
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆967Updated last week
- Digital Design with Chisel☆842Updated last month
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆754Updated this week
- Support for Rocket Chip on Zynq FPGAs☆409Updated 6 years ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,112Updated this week
- synthesiseable ieee 754 floating point library in verilog☆645Updated 2 years ago