nvdla / hwLinks
RTL, Cmodel, and testbench for NVDLA
☆1,916Updated 3 years ago
Alternatives and similar repositories for hw
Users that are interested in hw are comparing it to the libraries listed below
Sorting:
- Documentation for NVDLA.☆250Updated last week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,922Updated this week
- NVDLA SW☆501Updated 4 years ago
- OpenXuantie - OpenC910 Core☆1,296Updated last year
- Berkeley's Spatial Array Generator☆1,010Updated 3 months ago
- An OpenCL-based FPGA Accelerator for Convolutional Neural Networks☆1,325Updated 3 years ago
- The Ultra-Low Power RISC-V Core☆1,552Updated this week
- Verilog AXI components for FPGA implementation☆1,783Updated 5 months ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,056Updated 10 months ago
- Verilog library for ASIC and FPGA designers☆1,322Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,101Updated 2 months ago
- Random instruction generator for RISC-V processor verification☆1,144Updated 2 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,339Updated last week
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,944Updated 3 months ago
- Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"☆756Updated 8 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,600Updated last week
- Verilog PCI express components☆1,396Updated last year
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,571Updated this week
- RISC-V Cores, SoC platforms and SoCs☆895Updated 4 years ago
- ☆1,611Updated this week
- cocotb: Python-based chip (RTL) verification☆2,052Updated this week
- chisel tutorial exercises and answers☆736Updated 3 years ago
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆979Updated 2 weeks ago
- This is originally a collection of papers on neural network accelerators. Now it's more like my selection of research on deep learning an…☆1,985Updated 3 weeks ago
- Support for Rocket Chip on Zynq FPGAs☆411Updated 6 years ago
- VeeR EH1 core☆885Updated 2 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆426Updated 5 years ago
- Verilog AXI stream components for FPGA implementation☆817Updated 5 months ago
- Quantized Neural Networks (QNNs) on PYNQ☆695Updated 3 years ago
- 32-bit Superscalar RISC-V CPU☆1,069Updated 3 years ago