nvdla / hwLinks
RTL, Cmodel, and testbench for NVDLA
☆1,950Updated 3 years ago
Alternatives and similar repositories for hw
Users that are interested in hw are comparing it to the libraries listed below
Sorting:
- Documentation for NVDLA.☆256Updated 3 months ago
- Berkeley's Spatial Array Generator☆1,088Updated last week
- NVDLA SW☆505Updated 4 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,389Updated last week
- An OpenCL-based FPGA Accelerator for Convolutional Neural Networks☆1,346Updated 3 years ago
- Verilog library for ASIC and FPGA designers☆1,347Updated last year
- Verilog AXI components for FPGA implementation☆1,836Updated 8 months ago
- This is originally a collection of papers on neural network accelerators. Now it's more like my selection of research on deep learning an…☆2,020Updated 3 months ago
- Verilog PCI express components☆1,446Updated last year
- OpenXuantie - OpenC910 Core☆1,335Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,130Updated 5 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,010Updated 2 weeks ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,069Updated last year
- Random instruction generator for RISC-V processor verification☆1,180Updated 3 weeks ago
- The Ultra-Low Power RISC-V Core☆1,628Updated 2 months ago
- Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"☆759Updated 8 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆433Updated 5 years ago
- Verilog AXI stream components for FPGA implementation☆834Updated 8 months ago
- cocotb: Python-based chip (RTL) verification☆2,117Updated last week
- ☆1,726Updated last week
- chisel tutorial exercises and answers☆733Updated 3 years ago
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆858Updated 3 weeks ago
- synthesiseable ieee 754 floating point library in verilog☆679Updated 2 years ago
- VeeR EH1 core☆901Updated 2 years ago
- Support for Rocket Chip on Zynq FPGAs☆411Updated 6 years ago
- CNN acceleration on virtex-7 FPGA with verilog HDL☆463Updated 7 years ago
- Getting Started with Xilinx ML Suite☆339Updated 4 years ago
- Vitis_Accel_Examples☆562Updated 2 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,646Updated last month
- Vitis Libraries☆1,037Updated last month