nvdla / hw
RTL, Cmodel, and testbench for NVDLA
☆1,712Updated 2 years ago
Related projects: ⓘ
- Documentation for NVDLA.☆232Updated last month
- NVDLA SW☆482Updated 3 years ago
- chisel tutorial exercises and answers☆688Updated 2 years ago
- Berkeley's Spatial Array Generator☆777Updated last month
- Verilog library for ASIC and FPGA designers☆1,155Updated 4 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,572Updated this week
- Generator Bootcamp Material: Learn Chisel the Right Way☆959Updated last week
- GPGPU microprocessor architecture☆1,985Updated 4 months ago
- Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"☆738Updated 7 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,338Updated this week
- Verilog AXI components for FPGA implementation☆1,440Updated 9 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆926Updated 2 months ago
- Random instruction generator for RISC-V processor verification☆997Updated 3 weeks ago
- The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux☆2,213Updated last week
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,684Updated last month
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,048Updated last month
- Verilog PCI express components☆1,082Updated 4 months ago
- OpenXuantie - OpenC910 Core☆1,135Updated 2 months ago
- An OpenCL-based FPGA Accelerator for Convolutional Neural Networks☆1,228Updated 2 years ago
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆781Updated 4 months ago
- This is originally a collection of papers on neural network accelerators. Now it's more like my selection of research on deep learning an…☆1,842Updated last month
- The Ultra-Low Power RISC-V Core☆1,202Updated 2 weeks ago
- Source files for SiFive's Freedom platforms☆1,107Updated 3 years ago
- ☆1,188Updated this week
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆861Updated this week
- VeeR EH1 core☆810Updated last year
- An open source GPU based off of the AMD Southern Islands ISA.☆1,036Updated 6 years ago
- Flexible Intermediate Representation for RTL☆720Updated 3 weeks ago
- The RIFFA development repository☆762Updated 3 months ago
- Digital Design with Chisel☆740Updated last month