Alternatives and similar repositories for hw

Users that are interested in hw are comparing it to the libraries listed below

• nvdla / doc
  Documentation for NVDLA.
  ☆256Updated 3 months ago
• ucb-bar / gemmini
  Berkeley's Spatial Array Generator
  ☆1,088Updated last week
• nvdla / sw
  NVDLA SW
  ☆505Updated 4 years ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,389Updated last week
• doonny / PipeCNN
  An OpenCL-based FPGA Accelerator for Convolutional Neural Networks
  ☆1,346Updated 3 years ago
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,347Updated last year
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,836Updated 8 months ago
• fengbintu / Neural-Networks-on-Silicon
  This is originally a collection of papers on neural network accelerators. Now it's more like my selection of research on deep learning an…
  ☆2,020Updated 3 months ago
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,446Updated last year
• XUANTIE-RV / openc910
  OpenXuantie - OpenC910 Core
  ☆1,335Updated last year
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,130Updated 5 months ago
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆2,010Updated 2 weeks ago
• freechipsproject / chisel-bootcamp
  Generator Bootcamp Material: Learn Chisel the Right Way
  ☆1,069Updated last year
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆1,180Updated 3 weeks ago
• riscv-mcu / e203_hbirdv2
  The Ultra-Low Power RISC-V Core
  ☆1,628Updated 2 months ago
• dgschwend / zynqnet
  Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"
  ☆759Updated 8 years ago
• IBM / AccDNN
  A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.
  ☆433Updated 5 years ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆834Updated 8 months ago
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆2,117Updated last week
• vortexgpgpu / vortex
  ☆1,726Updated last week
• ucb-bar / chisel-tutorial
  chisel tutorial exercises and answers
  ☆733Updated 3 years ago
• KastnerRG / pp4fpgas
  Parallel Programming for FPGAs -- An open-source high-level synthesis book
  ☆858Updated 3 weeks ago
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆679Updated 2 years ago
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆901Updated 2 years ago
• ucb-bar / fpga-zynq
  Support for Rocket Chip on Zynq FPGAs
  ☆411Updated 6 years ago
• hunterlew / convolution_network_on_FPGA
  CNN acceleration on virtex-7 FPGA with verilog HDL
  ☆463Updated 7 years ago
• Xilinx / ml-suite
  Getting Started with Xilinx ML Suite
  ☆339Updated 4 years ago
• Xilinx / Vitis_Accel_Examples
  Vitis_Accel_Examples
  ☆562Updated 2 months ago
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,646Updated last month
• Xilinx / Vitis_Libraries
  Vitis Libraries
  ☆1,037Updated last month