westerndigitalcorporation / omnixtendLinks
An open standard Cache Coherent Fabric Interface repository
☆66Updated 5 years ago
Alternatives and similar repositories for omnixtend
Users that are interested in omnixtend are comparing it to the libraries listed below
Sorting:
- OmniXtend cache coherence protocol☆82Updated 4 years ago
- Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator☆203Updated 4 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- FPGA reference design for the the Swerv EH1 Core☆71Updated 5 years ago
- implement PCIE devices using C or VHDL and test them against a QEMU virtualized architecture☆103Updated 6 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago
- Connectal is a framework for software-driven hardware development.☆170Updated last year
- Firmware infrastructure, contain RTOS Abstraction Layer, demos and more...☆52Updated 3 years ago
- ☆63Updated 6 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- A tiny POWER Open ISA soft processor written in Chisel☆108Updated 2 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- SoftCPU/SoC engine-V☆54Updated 2 months ago
- Open Processor Architecture☆26Updated 9 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆121Updated 8 years ago
- A time-predictable processor for mixed-criticality systems☆58Updated 6 months ago
- LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G☆36Updated 2 years ago
- Virtio implementation in SystemVerilog☆47Updated 7 years ago
- LatticeMico32 soft processor☆106Updated 10 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆74Updated 6 years ago
- The OpenRISC 1000 architectural simulator☆74Updated last month
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆141Updated last week
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆40Updated 9 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆55Updated 5 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆74Updated 6 years ago
- A utility for Composing FPGA designs from Peripherals☆179Updated 5 months ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆77Updated 3 years ago
- Network packet parser generator☆51Updated 4 years ago