westerndigitalcorporation / omnixtendLinks
An open standard Cache Coherent Fabric Interface repository
☆66Updated 5 years ago
Alternatives and similar repositories for omnixtend
Users that are interested in omnixtend are comparing it to the libraries listed below
Sorting:
- OmniXtend cache coherence protocol☆82Updated last month
- Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator☆203Updated 4 years ago
- implement PCIE devices using C or VHDL and test them against a QEMU virtualized architecture☆104Updated 7 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago
- Connectal is a framework for software-driven hardware development.☆171Updated last year
- FPGA reference design for the the Swerv EH1 Core☆71Updated 5 years ago
- A tiny POWER Open ISA soft processor written in Chisel☆110Updated 2 years ago
- ☆247Updated 2 years ago
- ☆140Updated 3 years ago
- A time-predictable processor for mixed-criticality systems☆59Updated 9 months ago
- RiscyOO: RISC-V Out-of-Order Processor☆159Updated 5 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆178Updated 3 months ago
- ☆64Updated 6 years ago
- A utility for Composing FPGA designs from Peripherals☆182Updated 7 months ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- RISC-V Frontend Server☆63Updated 6 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G☆39Updated 2 years ago
- Network Development Kit (NDK) for FPGA cards with example application☆59Updated this week
- Firmware infrastructure, contain RTOS Abstraction Layer, demos and more...☆53Updated 3 years ago
- ReconOS - Operating System for Reconfigurable Hardware☆29Updated 3 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆80Updated 3 years ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆155Updated 3 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆145Updated last week
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆56Updated 5 years ago
- An FPGA-based NetTLP adapter☆27Updated 5 years ago