westerndigitalcorporation / omnixtend
An open standard Cache Coherent Fabric Interface repository
☆65Updated 5 years ago
Alternatives and similar repositories for omnixtend:
Users that are interested in omnixtend are comparing it to the libraries listed below
- OmniXtend cache coherence protocol☆79Updated 4 years ago
- Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator☆202Updated 4 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 5 years ago
- FPGA reference design for the the Swerv EH1 Core☆71Updated 5 years ago
- Firmware infrastructure, contain RTOS Abstraction Layer, demos and more...☆53Updated 3 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 7 years ago
- implement PCIE devices using C or VHDL and test them against a QEMU virtualized architecture☆102Updated 6 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆83Updated 4 years ago
- Open Processor Architecture☆26Updated 8 years ago
- LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G☆33Updated last year
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- LatticeMico32 soft processor☆105Updated 10 years ago
- Connectal is a framework for software-driven hardware development.☆166Updated last year
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆35Updated 3 years ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆114Updated 3 months ago
- ☆63Updated 6 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆54Updated 5 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 5 years ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆33Updated last week
- ☆31Updated 7 years ago
- The OpenRISC 1000 architectural simulator☆74Updated 7 months ago
- A time-predictable processor for mixed-criticality systems☆58Updated 4 months ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆73Updated 5 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆170Updated 8 months ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆223Updated 4 months ago
- A Verilog Synthesis Regression Test☆37Updated last year
- A port of FreeRTOS for the RISC-V ISA☆75Updated 5 years ago
- A tiny POWER Open ISA soft processor written in Chisel☆108Updated 2 years ago
- ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 archite…☆77Updated 2 years ago
- BSC Development Workstation (BDW)☆28Updated 4 months ago