mballance / fwrisc-s

Related projects ⓘ

Alternatives and complementary repositories for fwrisc-s

• KestrelComputer / polaris
  RISC-V RV64IS-compatible processor for the Kestrel-3
  ☆21Updated last year
• bobbl / rudolv
  RISC-V processor
  ☆28Updated 2 years ago
• spacemonkeydelivers / riscv_security_contest_project
  ☆9Updated last year
• OpenCAPI / omi_device_ice
  An example OMI Device FPGA with 2 DDR4 memory ports
  ☆15Updated last year
• terpstra / opa
  Open Processor Architecture
  ☆26Updated 8 years ago
• www-asics-ws / usb1_device
  USB 1.1 Device IP Core
  ☆18Updated 7 years ago
• m-labs / VexRiscv-verilog
  Using VexRiscv without installing Scala
  ☆36Updated 3 years ago
• taneroksuz / fpu-sp
  IEEE 754 single precision floating point library in systemverilog and vhdl
  ☆26Updated 3 weeks ago
• PacoReinaCampo / SoC-RISCV
  System on Chip with RISCV-32 / RISCV-64 / RISCV-128
  ☆20Updated last week
• enjoy-digital / liteiclink
  Small footprint and configurable Inter-Chip communication cores
  ☆54Updated last month
• mmicko / enigmaFPGA
  Enigma in FPGA
  ☆26Updated 5 years ago
• franzflasch / leiwand_rv32
  RISC-V RV32I CPU written in verilog
  ☆10Updated 4 years ago
• YosysHQ / VlogHammer
  A Verilog Synthesis Regression Test
  ☆34Updated 7 months ago
• pepijndevos / seqpu
  A bit-serial CPU
  ☆18Updated 5 years ago
• htfab / rotfpga
  A reconfigurable logic circuit made of identical rotatable tiles.
  ☆19Updated 2 years ago
• PacoReinaCampo / PU-RISCV
  Processing Unit with RISCV-32 / RISCV-64 / RISCV-128
  ☆19Updated last week
• antmicro / verilator-dynamic-scheduler-examples
  ☆22Updated last year
• mmicko / cross-fpga
  Cross compile FPGA tools
  ☆22Updated 3 years ago
• clairexen / picorv
  PicoRV
  ☆43Updated 4 years ago
• tommythorn / yari
  YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…
  ☆44Updated 5 years ago
• olofk / subservient
  Small SERV-based SoC primarily for OpenMPW tapeout
  ☆35Updated last year
• SymbioticEDA / getting-started-FV
  ☆18Updated 4 years ago
• scarv / scarv-cpu
  SCARV: a side-channel hardened RISC-V platform
  ☆24Updated last year
• rbkettlewell / trollstigen-fpga
  Open source fpga project leveraging vtr CAD flow.
  ☆26Updated last year
• olofk / simple_spi
  SPI core
  ☆15Updated 5 years ago
• dovebutch / tlv-comp
  ☆26Updated 3 years ago
• micro-FPGA / engine-V
  SoftCPU/SoC engine-V
  ☆54Updated last year
• Open-Source-Hardware-Initiative / AES
  Open Source AES
  ☆31Updated 7 months ago
• gsomlo / yoloRISC
  A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga
  ☆24Updated 5 years ago