SERV - The SErial RISC-V CPU
☆1,779Feb 19, 2026Updated last month
Alternatives and similar repositories for serv
Users that are interested in serv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,077Jun 27, 2024Updated last year
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,095Feb 11, 2026Updated 2 months ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,527Jan 7, 2026Updated 3 months ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,019Apr 3, 2026Updated last week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,824Feb 17, 2026Updated last month
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Package manager and build abstraction tool for FPGA/ASIC development☆1,407Feb 13, 2026Updated last month
- Build your hardware, easily!☆3,817Apr 2, 2026Updated last week
- CoreScore☆174Nov 14, 2025Updated 4 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,873Mar 23, 2026Updated 2 weeks ago
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,462Nov 18, 2025Updated 4 months ago
- 32-bit Superscalar RISC-V CPU☆1,223Sep 18, 2021Updated 4 years ago
- An abstraction library for interfacing EDA tools☆757Apr 1, 2026Updated last week
- A Linux-capable RISC-V multicore for and by the world☆790Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆974Nov 15, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- VeeR EH1 core☆933May 29, 2023Updated 2 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,205May 26, 2025Updated 10 months ago
- Yosys Open SYnthesis Suite☆4,385Apr 3, 2026Updated last week
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,409Jan 5, 2026Updated 3 months ago
- A small, light weight, RISC CPU soft core☆1,533Dec 8, 2025Updated 4 months ago
- nextpnr portable FPGA place and route tool☆1,647Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,162Feb 21, 2026Updated last month
- Linux on LiteX-VexRiscv☆702Mar 6, 2026Updated last month
- Universal utility for programming FPGA☆1,590Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- A modern hardware definition language and toolchain based on Python☆1,975Mar 16, 2026Updated 3 weeks ago
- An Open-source FPGA IP Generator☆1,073Apr 3, 2026Updated last week
- A 32-bit RISC-V soft processor☆324Jan 26, 2026Updated 2 months ago
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆761Jan 28, 2026Updated 2 months ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,749Mar 25, 2026Updated 2 weeks ago
- Example LED blinking project for your FPGA dev board of choice☆191Feb 28, 2026Updated last month
- RISC-V CPU Core (RV32IM)☆1,692Sep 18, 2021Updated 4 years ago
- An open-source static random access memory (SRAM) compiler.☆1,036Mar 12, 2026Updated 3 weeks ago
- VeeR EL2 Core☆329Mar 12, 2026Updated 3 weeks ago
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- Common SystemVerilog components☆733Updated this week
- 3-stage RV32IMACZb* processor with debug☆1,030Updated this week
- FuseSoC-based SoC for VeeR EH1 and EL2☆339Dec 11, 2024Updated last year
- cocotb: Python-based chip (RTL) verification☆2,312Apr 2, 2026Updated last week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆267Nov 6, 2024Updated last year
- RISC-V Cores, SoC platforms and SoCs☆920Mar 26, 2021Updated 5 years ago
- ☆310Jan 23, 2026Updated 2 months ago