olofk / servLinks
SERV - The SErial RISC-V CPU
β1,630Updated 2 months ago
Alternatives and similar repositories for serv
Users that are interested in serv are comparing it to the libraries listed below
Sorting:
- π₯οΈ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independeβ¦β1,831Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementationβ2,846Updated last month
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.β1,609Updated 2 weeks ago
- Linux on LiteX-VexRiscvβ655Updated last month
- A small, light weight, RISC CPU soft coreβ1,449Updated last week
- Package manager and build abstraction tool for FPGA/ASIC developmentβ1,325Updated this week
- nextpnr portable FPGA place and route toolβ1,494Updated this week
- VeeR EH1 coreβ889Updated 2 years ago
- Multi-platform nightly builds of open source digital design and verification toolsβ1,137Updated this week
- 32-bit Superscalar RISC-V CPUβ1,086Updated 3 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platformβ1,109Updated 2 months ago
- PicoRV32 - A Size-Optimized RISC-V CPUβ3,629Updated last year
- Universal utility for programming FPGAβ1,390Updated 2 weeks ago
- An Open-source FPGA IP Generatorβ981Updated last week
- Project F brings FPGAs to life with exciting open-source designs you can build on.β717Updated 7 months ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilogβ926Updated 9 months ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulatorsβ674Updated last month
- Modular hardware build systemβ1,063Updated this week
- A Linux-capable RISC-V multicore for and by the worldβ721Updated this week
- SystemVerilog to Verilog conversionβ659Updated 2 months ago
- cocotb: Python-based chip (RTL) verificationβ2,058Updated this week
- Documenting the Xilinx 7-series bit-stream format.β818Updated 2 months ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!β2,391Updated last month
- Random instruction generator for RISC-V processor verificationβ1,153Updated 2 months ago
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler β¦β671Updated 2 weeks ago
- RSD: RISC-V Out-of-Order Superscalar Processorβ1,097Updated 5 months ago
- Verilog library for ASIC and FPGA designersβ1,330Updated last year
- Scala based HDLβ1,840Updated this week
- RISC-V Cores, SoC platforms and SoCsβ895Updated 4 years ago
- Build your hardware, easily!β3,456Updated 2 weeks ago