SERV - The SErial RISC-V CPU
☆1,852Jul 10, 2026Updated 3 weeks ago
Alternatives and similar repositories for serv
Users that are interested in serv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,309Jul 31, 2026Updated last week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,218Feb 11, 2026Updated 5 months ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,597May 12, 2026Updated 2 months ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,221Updated this week
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,004Jul 28, 2026Updated last week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Package manager and build abstraction tool for FPGA/ASIC development☆1,446Updated this week
- Build your hardware, easily!☆4,034Updated this week
- CoreScore☆178Jun 9, 2026Updated 2 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,060Updated this week
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,636Nov 18, 2025Updated 8 months ago
- 32-bit Superscalar RISC-V CPU☆1,286Sep 18, 2021Updated 4 years ago
- An abstraction library for interfacing EDA tools☆784Updated this week
- A Linux-capable RISC-V multicore for and by the world☆824Jul 13, 2026Updated 3 weeks ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆992Nov 15, 2024Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- VeeR EH1 core☆960Jul 16, 2026Updated 3 weeks ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,274May 29, 2026Updated 2 months ago
- Yosys Open SYnthesis Suite☆4,656Updated this week
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,430Jun 18, 2026Updated last month
- A small, light weight, RISC CPU soft core☆1,570Dec 8, 2025Updated 8 months ago
- nextpnr portable FPGA place and route tool☆1,723Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,188Jul 15, 2026Updated 3 weeks ago
- Universal utility for programming FPGA☆1,702Updated this week
- Linux on LiteX-VexRiscv☆732Jun 22, 2026Updated last month
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A modern hardware definition language and toolchain based on Python☆2,064Jul 16, 2026Updated 3 weeks ago
- An Open-source FPGA IP Generator☆1,131Updated this week
- A 32-bit RISC-V soft processor☆327Jan 26, 2026Updated 6 months ago
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆788Jan 28, 2026Updated 6 months ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,892Mar 25, 2026Updated 4 months ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆341Dec 11, 2024Updated last year
- Example LED blinking project for your FPGA dev board of choice☆197Feb 28, 2026Updated 5 months ago
- An open-source static random access memory (SRAM) compiler.☆1,113Jul 18, 2026Updated 3 weeks ago
- RISC-V CPU Core (RV32IM)☆1,763Sep 18, 2021Updated 4 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Common SystemVerilog components☆777Jul 29, 2026Updated last week
- VeeR EL2 Core☆343Updated this week
- 3-stage RV32IMACZb* processor with debug☆1,086Updated this week
- cocotb: Python-based chip (RTL) verification☆2,470Updated this week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆277Nov 6, 2024Updated last year
- RISC-V Cores, SoC platforms and SoCs☆927Mar 26, 2021Updated 5 years ago
- Rocket Chip Generator☆3,840Jun 2, 2026Updated 2 months ago