olofk / servLinks
SERV - The SErial RISC-V CPU
β1,651Updated last week
Alternatives and similar repositories for serv
Users that are interested in serv are comparing it to the libraries listed below
Sorting:
- π₯οΈ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independeβ¦β1,866Updated this week
- A small, light weight, RISC CPU soft coreβ1,466Updated last month
- A FPGA friendly 32 bit RISC-V CPU implementationβ2,886Updated 2 months ago
- Package manager and build abstraction tool for FPGA/ASIC developmentβ1,345Updated 3 weeks ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.β1,635Updated last week
- Multi-platform nightly builds of open source digital design and verification toolsβ1,167Updated last week
- 32-bit Superscalar RISC-V CPUβ1,100Updated 4 years ago
- Linux on LiteX-VexRiscvβ659Updated 2 weeks ago
- nextpnr portable FPGA place and route toolβ1,526Updated this week
- VeeR EH1 coreβ898Updated 2 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platformβ1,123Updated 4 months ago
- Project F brings FPGAs to life with exciting open-source designs you can build on.β727Updated 8 months ago
- Modular hardware build systemβ1,088Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPUβ3,692Updated last year
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulatorsβ674Updated 2 months ago
- Universal utility for programming FPGAβ1,434Updated last week
- A Linux-capable RISC-V multicore for and by the worldβ738Updated last week
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler β¦β677Updated last week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!β2,413Updated 2 months ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilogβ935Updated 10 months ago
- An Open-source FPGA IP Generatorβ1,002Updated this week
- SystemVerilog to Verilog conversionβ668Updated 3 months ago
- cocotb: Python-based chip (RTL) verificationβ2,102Updated this week
- Verilog library for ASIC and FPGA designersβ1,339Updated last year
- RISC-V Cores, SoC platforms and SoCsβ898Updated 4 years ago
- An open-source static random access memory (SRAM) compiler.β952Updated 3 months ago
- Scala based HDLβ1,854Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configuraβ¦β2,628Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processorβ1,100Updated 6 months ago
- Random instruction generator for RISC-V processor verificationβ1,175Updated this week