SERV - The SErial RISC-V CPU
☆1,909Aug 25, 2026Updated 2 months ago
Alternatives and similar repositories for serv
Users that are interested in serv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,394Sep 7, 2026Updated last month
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,300Oct 13, 2026Updated 2 weeks ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,478Updated this week
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,302Updated this week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,629Oct 12, 2026Updated 2 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,141Updated this week
- Build your hardware, easily!☆4,178Updated this week
- CoreScore☆179Jun 9, 2026Updated 4 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,177Updated this week
- 32-bit Superscalar RISC-V CPU☆1,325Sep 18, 2021Updated 5 years ago
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,745Nov 18, 2025Updated 11 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,317Oct 20, 2026Updated last week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,013Nov 15, 2024Updated last year
- An abstraction library for interfacing EDA tools☆802Sep 15, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A Linux-capable RISC-V multicore for and by the world☆839Oct 14, 2026Updated 2 weeks ago
- VeeR EH1 core☆972Jul 16, 2026Updated 3 months ago
- Yosys Open SYnthesis Suite☆4,854Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,214Updated this week
- nextpnr portable FPGA place and route tool☆1,784Updated this week
- A small, light weight, RISC CPU soft core☆1,597Sep 16, 2026Updated last month
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,432Sep 10, 2026Updated last month
- Universal utility for programming FPGA☆1,776Updated this week
- A modern hardware definition language and toolchain based on Python☆2,117Sep 18, 2026Updated last month
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- An Open-source FPGA IP Generator☆1,165Updated this week
- Linux on LiteX-VexRiscv☆748Oct 8, 2026Updated 3 weeks ago
- A 32-bit RISC-V soft processor☆329Jan 26, 2026Updated 9 months ago
- 3-stage RV32IMACZb* processor with debug☆1,131Aug 29, 2026Updated 2 months ago
- RISC-V CPU Core (RV32IM)☆1,810Sep 18, 2021Updated 5 years ago
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆800Jan 28, 2026Updated 9 months ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆343Dec 11, 2024Updated last year
- cocotb: Python-based chip (RTL) verification☆2,559Updated this week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆287Nov 6, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,988Mar 25, 2026Updated 7 months ago
- An open-source static random access memory (SRAM) compiler.☆1,168Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,739Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆691Updated this week
- VeeR EL2 Core☆349Updated this week
- Common SystemVerilog components☆810Sep 18, 2026Updated last month
- Rocket Chip Generator☆3,892Sep 13, 2026Updated last month