olofk / servLinks
SERV - The SErial RISC-V CPU
β1,639Updated 3 months ago
Alternatives and similar repositories for serv
Users that are interested in serv are comparing it to the libraries listed below
Sorting:
- π₯οΈ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independeβ¦β1,848Updated this week
- Linux on LiteX-VexRiscvβ654Updated 2 months ago
- A small, light weight, RISC CPU soft coreβ1,457Updated last month
- Package manager and build abstraction tool for FPGA/ASIC developmentβ1,336Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.β1,628Updated last week
- A FPGA friendly 32 bit RISC-V CPU implementationβ2,861Updated 2 months ago
- 32-bit Superscalar RISC-V CPUβ1,091Updated 3 years ago
- VeeR EH1 coreβ894Updated 2 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platformβ1,112Updated 3 months ago
- Multi-platform nightly builds of open source digital design and verification toolsβ1,152Updated this week
- nextpnr portable FPGA place and route toolβ1,506Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPUβ3,657Updated last year
- SCR1 is a high-quality open-source RISC-V MCU core in Verilogβ933Updated 9 months ago
- A Linux-capable RISC-V multicore for and by the worldβ731Updated 3 weeks ago
- Universal utility for programming FPGAβ1,405Updated this week
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulatorsβ674Updated last month
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler β¦β676Updated 2 weeks ago
- Modular hardware build systemβ1,070Updated this week
- An Open-source FPGA IP Generatorβ993Updated this week
- Project F brings FPGAs to life with exciting open-source designs you can build on.β724Updated 7 months ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!β2,396Updated last month
- Scala based HDLβ1,847Updated this week
- The OpenPiton Platformβ729Updated 2 weeks ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configuraβ¦β2,605Updated 2 weeks ago
- Random instruction generator for RISC-V processor verificationβ1,159Updated 3 months ago
- Verilog library for ASIC and FPGA designersβ1,339Updated last year
- RSD: RISC-V Out-of-Order Superscalar Processorβ1,099Updated 6 months ago
- Build your hardware, easily!β3,476Updated last week
- β1,053Updated 2 months ago
- SonicBOOM: The Berkeley Out-of-Order Machineβ1,963Updated 4 months ago