SERV - The SErial RISC-V CPU
☆1,791Feb 19, 2026Updated 2 months ago
Alternatives and similar repositories for serv
Users that are interested in serv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,121Jun 27, 2024Updated last year
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,125Feb 11, 2026Updated 2 months ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,541Updated this week
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,042Apr 24, 2026Updated last week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,859Apr 14, 2026Updated 2 weeks ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Package manager and build abstraction tool for FPGA/ASIC development☆1,410Feb 13, 2026Updated 2 months ago
- Build your hardware, easily!☆3,851Updated this week
- CoreScore☆175Nov 14, 2025Updated 5 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,906Apr 23, 2026Updated last week
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,486Nov 18, 2025Updated 5 months ago
- 32-bit Superscalar RISC-V CPU☆1,239Sep 18, 2021Updated 4 years ago
- An abstraction library for interfacing EDA tools☆762Updated this week
- A Linux-capable RISC-V multicore for and by the world☆798Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆978Nov 15, 2024Updated last year
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- VeeR EH1 core☆935May 29, 2023Updated 2 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,221Apr 17, 2026Updated 2 weeks ago
- Yosys Open SYnthesis Suite☆4,416Updated this week
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,412Apr 13, 2026Updated 2 weeks ago
- A small, light weight, RISC CPU soft core☆1,531Dec 8, 2025Updated 4 months ago
- nextpnr portable FPGA place and route tool☆1,658Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,169Feb 21, 2026Updated 2 months ago
- Linux on LiteX-VexRiscv☆706Apr 22, 2026Updated last week
- Universal utility for programming FPGA☆1,615Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A modern hardware definition language and toolchain based on Python☆1,998Apr 24, 2026Updated last week
- An Open-source FPGA IP Generator☆1,087Updated this week
- A 32-bit RISC-V soft processor☆326Jan 26, 2026Updated 3 months ago
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆763Jan 28, 2026Updated 3 months ago
- Example LED blinking project for your FPGA dev board of choice☆192Feb 28, 2026Updated 2 months ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,769Mar 25, 2026Updated last month
- RISC-V CPU Core (RV32IM)☆1,712Sep 18, 2021Updated 4 years ago
- An open-source static random access memory (SRAM) compiler.☆1,048Apr 17, 2026Updated 2 weeks ago
- Common SystemVerilog components☆738Updated this week
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- FuseSoC-based SoC for VeeR EH1 and EL2☆339Dec 11, 2024Updated last year
- VeeR EL2 Core☆334Apr 22, 2026Updated last week
- 3-stage RV32IMACZb* processor with debug☆1,042Apr 23, 2026Updated last week
- cocotb: Python-based chip (RTL) verification☆2,339Updated this week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆269Nov 6, 2024Updated last year
- RISC-V Cores, SoC platforms and SoCs☆920Mar 26, 2021Updated 5 years ago
- ☆313Jan 23, 2026Updated 3 months ago