olofk / servLinks
SERV - The SErial RISC-V CPU
β1,669Updated 3 weeks ago
Alternatives and similar repositories for serv
Users that are interested in serv are comparing it to the libraries listed below
Sorting:
- π₯οΈ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independeβ¦β1,902Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementationβ2,907Updated 3 weeks ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.β1,657Updated last month
- A small, light weight, RISC CPU soft coreβ1,475Updated 3 months ago
- Package manager and build abstraction tool for FPGA/ASIC developmentβ1,358Updated 2 weeks ago
- Multi-platform nightly builds of open source digital design and verification toolsβ1,223Updated this week
- Linux on LiteX-VexRiscvβ667Updated last month
- nextpnr portable FPGA place and route toolβ1,547Updated this week
- 32-bit Superscalar RISC-V CPUβ1,121Updated 4 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platformβ1,136Updated 5 months ago
- Project F brings FPGAs to life with exciting open-source designs you can build on.β731Updated 9 months ago
- VeeR EH1 coreβ904Updated 2 years ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulatorsβ674Updated 3 months ago
- Universal utility for programming FPGAβ1,466Updated last week
- A Linux-capable RISC-V multicore for and by the worldβ744Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilogβ939Updated 11 months ago
- An Open-source FPGA IP Generatorβ1,011Updated last week
- PicoRV32 - A Size-Optimized RISC-V CPUβ3,763Updated last year
- Build your hardware, easily!β3,600Updated this week
- RISC-V Cores, SoC platforms and SoCsβ901Updated 4 years ago
- Scala based HDLβ1,871Updated this week
- Modular hardware build systemβ1,102Updated this week
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler β¦β681Updated 2 weeks ago
- The OpenPiton Platformβ740Updated last month
- Random instruction generator for RISC-V processor verificationβ1,189Updated last month
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configuraβ¦β2,669Updated 2 weeks ago
- SystemVerilog to Verilog conversionβ671Updated last week
- A Python toolbox for building complex digital hardwareβ1,311Updated last month
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!β2,427Updated 3 months ago
- RISC-V CPU Core (RV32IM)β1,562Updated 4 years ago