SERV - The SErial RISC-V CPU
☆1,766Feb 19, 2026Updated last month
Alternatives and similar repositories for serv
Users that are interested in serv are comparing it to the libraries listed below
Sorting:
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,024Jun 27, 2024Updated last year
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,063Feb 11, 2026Updated last month
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,501Jan 7, 2026Updated 2 months ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,004Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,804Feb 17, 2026Updated last month
- Package manager and build abstraction tool for FPGA/ASIC development☆1,396Feb 13, 2026Updated last month
- Build your hardware, easily!☆3,773Updated this week
- CoreScore☆172Nov 14, 2025Updated 4 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,845Mar 10, 2026Updated last week
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,427Nov 18, 2025Updated 4 months ago
- 32-bit Superscalar RISC-V CPU☆1,197Sep 18, 2021Updated 4 years ago
- An abstraction library for interfacing EDA tools☆754Mar 11, 2026Updated last week
- A Linux-capable RISC-V multicore for and by the world☆784Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆970Nov 15, 2024Updated last year
- VeeR EH1 core☆930May 29, 2023Updated 2 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,197May 26, 2025Updated 9 months ago
- Yosys Open SYnthesis Suite☆4,348Updated this week
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,403Jan 5, 2026Updated 2 months ago
- A small, light weight, RISC CPU soft core☆1,525Dec 8, 2025Updated 3 months ago
- nextpnr portable FPGA place and route tool☆1,631Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,157Feb 21, 2026Updated last month
- Universal utility for programming FPGA☆1,576Updated this week
- Linux on LiteX-VexRiscv☆694Mar 6, 2026Updated 2 weeks ago
- A modern hardware definition language and toolchain based on Python☆1,953Updated this week
- An Open-source FPGA IP Generator☆1,062Updated this week
- A 32-bit RISC-V soft processor☆322Jan 26, 2026Updated last month
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆756Jan 28, 2026Updated last month
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,726Sep 15, 2025Updated 6 months ago
- Example LED blinking project for your FPGA dev board of choice☆191Feb 28, 2026Updated 3 weeks ago
- RISC-V CPU Core (RV32IM)☆1,668Sep 18, 2021Updated 4 years ago
- An open-source static random access memory (SRAM) compiler.☆1,021Mar 12, 2026Updated last week
- Common SystemVerilog components☆728Updated this week
- FuseSoC-based SoC for VeeR EH1 and EL2☆338Dec 11, 2024Updated last year
- cocotb: Python-based chip (RTL) verification☆2,284Mar 13, 2026Updated last week
- 3-stage RV32IMACZb* processor with debug☆1,015Mar 14, 2026Updated last week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆261Nov 6, 2024Updated last year
- VeeR EL2 Core☆323Mar 12, 2026Updated last week
- RISC-V Cores, SoC platforms and SoCs☆918Mar 26, 2021Updated 4 years ago
- ☆309Jan 23, 2026Updated last month