olofk / servLinks
SERV - The SErial RISC-V CPU
β1,659Updated this week
Alternatives and similar repositories for serv
Users that are interested in serv are comparing it to the libraries listed below
Sorting:
- π₯οΈ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independeβ¦β1,882Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementationβ2,892Updated 3 months ago
- nextpnr portable FPGA place and route toolβ1,532Updated this week
- 32-bit Superscalar RISC-V CPUβ1,106Updated 4 years ago
- Package manager and build abstraction tool for FPGA/ASIC developmentβ1,344Updated last week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.β1,646Updated last month
- A small, light weight, RISC CPU soft coreβ1,465Updated 2 months ago
- Linux on LiteX-VexRiscvβ665Updated last month
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platformβ1,122Updated 4 months ago
- Multi-platform nightly builds of open source digital design and verification toolsβ1,197Updated this week
- VeeR EH1 coreβ900Updated 2 years ago
- PicoRV32 - A Size-Optimized RISC-V CPUβ3,715Updated last year
- An Open-source FPGA IP Generatorβ1,011Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilogβ936Updated 11 months ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulatorsβ673Updated 3 months ago
- A Linux-capable RISC-V multicore for and by the worldβ741Updated 2 weeks ago
- Universal utility for programming FPGAβ1,450Updated 3 weeks ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configuraβ¦β2,638Updated last week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!β2,420Updated 3 months ago
- Modular hardware build systemβ1,093Updated this week
- Random instruction generator for RISC-V processor verificationβ1,177Updated 3 weeks ago
- The OpenPiton Platformβ732Updated 3 weeks ago
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler β¦β680Updated last week
- Build your hardware, easily!β3,560Updated this week
- RISC-V Cores, SoC platforms and SoCsβ897Updated 4 years ago
- cocotb: Python-based chip (RTL) verificationβ2,117Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processorβ1,111Updated this week
- Verilog library for ASIC and FPGA designersβ1,341Updated last year
- SystemVerilog to Verilog conversionβ670Updated 4 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communicationβ1,385Updated last week