SERV - The SErial RISC-V CPU
☆1,900Aug 25, 2026Updated last month
Alternatives and similar repositories for serv
Users that are interested in serv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,391Sep 7, 2026Updated last month
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,281Sep 27, 2026Updated last week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,623Sep 4, 2026Updated last month
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,289Updated this week
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,087Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Package manager and build abstraction tool for FPGA/ASIC development☆1,472Sep 25, 2026Updated 2 weeks ago
- Build your hardware, easily!☆4,149Updated this week
- CoreScore☆178Jun 9, 2026Updated 4 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,150Updated this week
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,723Nov 18, 2025Updated 10 months ago
- 32-bit Superscalar RISC-V CPU☆1,313Sep 18, 2021Updated 5 years ago
- An abstraction library for interfacing EDA tools☆802Sep 15, 2026Updated 3 weeks ago
- A Linux-capable RISC-V multicore for and by the world☆835Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,006Nov 15, 2024Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- VeeR EH1 core☆971Jul 16, 2026Updated 2 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,309Oct 1, 2026Updated last week
- Yosys Open SYnthesis Suite☆4,790Updated this week
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,432Sep 10, 2026Updated 3 weeks ago
- A small, light weight, RISC CPU soft core☆1,590Sep 16, 2026Updated 3 weeks ago
- nextpnr portable FPGA place and route tool☆1,768Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,212Updated this week
- Universal utility for programming FPGA☆1,751Updated this week
- Linux on LiteX-VexRiscv☆743Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A modern hardware definition language and toolchain based on Python☆2,102Sep 18, 2026Updated 3 weeks ago
- An Open-source FPGA IP Generator☆1,159Updated this week
- A 32-bit RISC-V soft processor☆328Jan 26, 2026Updated 8 months ago
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆791Jan 28, 2026Updated 8 months ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,960Mar 25, 2026Updated 6 months ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆343Dec 11, 2024Updated last year
- Example LED blinking project for your FPGA dev board of choice☆199Feb 28, 2026Updated 7 months ago
- RISC-V CPU Core (RV32IM)☆1,798Sep 18, 2021Updated 5 years ago
- An open-source static random access memory (SRAM) compiler.☆1,151Oct 2, 2026Updated last week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Common SystemVerilog components☆807Sep 18, 2026Updated 3 weeks ago
- VeeR EL2 Core☆345Updated this week
- 3-stage RV32IMACZb* processor with debug☆1,120Aug 29, 2026Updated last month
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆284Nov 6, 2024Updated last year
- cocotb: Python-based chip (RTL) verification☆2,538Updated this week
- RISC-V Cores, SoC platforms and SoCs☆929Mar 26, 2021Updated 5 years ago
- Rocket Chip Generator☆3,881Sep 13, 2026Updated 3 weeks ago