SERV - The SErial RISC-V CPU
☆1,757Feb 19, 2026Updated last week
Alternatives and similar repositories for serv
Users that are interested in serv are comparing it to the libraries listed below
Sorting:
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,966Jun 27, 2024Updated last year
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,026Feb 11, 2026Updated 2 weeks ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆1,993Updated this week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,493Jan 7, 2026Updated last month
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,774Feb 17, 2026Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,389Feb 13, 2026Updated 2 weeks ago
- Build your hardware, easily!☆3,739Updated this week
- CoreScore☆172Nov 14, 2025Updated 3 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,817Feb 18, 2026Updated last week
- 32-bit Superscalar RISC-V CPU☆1,179Sep 18, 2021Updated 4 years ago
- A Linux-capable RISC-V multicore for and by the world☆769Feb 9, 2026Updated 2 weeks ago
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,406Nov 18, 2025Updated 3 months ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆963Nov 15, 2024Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,187May 26, 2025Updated 9 months ago
- An abstraction library for interfacing EDA tools☆755Feb 18, 2026Updated last week
- VeeR EH1 core☆927May 29, 2023Updated 2 years ago
- Yosys Open SYnthesis Suite☆4,293Updated this week
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,396Jan 5, 2026Updated last month
- A small, light weight, RISC CPU soft core☆1,509Dec 8, 2025Updated 2 months ago
- nextpnr portable FPGA place and route tool☆1,623Updated this week
- Universal utility for programming FPGA☆1,554Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,152Feb 21, 2026Updated last week
- A modern hardware definition language and toolchain based on Python☆1,910Feb 16, 2026Updated last week
- An Open-source FPGA IP Generator☆1,056Updated this week
- Linux on LiteX-VexRiscv☆685Feb 16, 2026Updated last week
- A 32-bit RISC-V soft processor☆320Jan 26, 2026Updated last month
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆258Nov 6, 2024Updated last year
- Common SystemVerilog components☆713Updated this week
- An open-source static random access memory (SRAM) compiler.☆1,012Jan 16, 2026Updated last month
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,717Sep 15, 2025Updated 5 months ago
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆752Jan 28, 2026Updated last month
- RISC-V CPU Core (RV32IM)☆1,646Sep 18, 2021Updated 4 years ago
- Example LED blinking project for your FPGA dev board of choice☆190Feb 3, 2026Updated 3 weeks ago
- cocotb: Python-based chip (RTL) verification☆2,255Feb 21, 2026Updated last week
- 3-stage RV32IMACZb* processor with debug☆1,010Dec 14, 2025Updated 2 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,500Updated this week
- RISC-V Formal Verification Framework☆625Apr 6, 2022Updated 3 years ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆335Dec 11, 2024Updated last year
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,079Feb 5, 2026Updated 3 weeks ago