olofk / servLinks
SERV - The SErial RISC-V CPU
β1,704Updated last month
Alternatives and similar repositories for serv
Users that are interested in serv are comparing it to the libraries listed below
Sorting:
- π₯οΈ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independeβ¦β1,927Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementationβ2,939Updated this week
- A small, light weight, RISC CPU soft coreβ1,485Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.β1,700Updated last week
- Linux on LiteX-VexRiscvβ667Updated last week
- 32-bit Superscalar RISC-V CPUβ1,139Updated 4 years ago
- Package manager and build abstraction tool for FPGA/ASIC developmentβ1,371Updated 2 weeks ago
- Multi-platform nightly builds of open source digital design and verification toolsβ1,267Updated this week
- VeeR EH1 coreβ912Updated 2 years ago
- PicoRV32 - A Size-Optimized RISC-V CPUβ3,830Updated last year
- nextpnr portable FPGA place and route toolβ1,569Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platformβ1,151Updated 6 months ago
- Project F brings FPGAs to life with exciting open-source designs you can build on.β734Updated 10 months ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilogβ946Updated last year
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulatorsβ678Updated 4 months ago
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler β¦β689Updated last week
- RISC-V Cores, SoC platforms and SoCsβ905Updated 4 years ago
- A Linux-capable RISC-V multicore for and by the worldβ748Updated last month
- An Open-source FPGA IP Generatorβ1,025Updated this week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!β2,448Updated 4 months ago
- Verilog library for ASIC and FPGA designersβ1,373Updated last year
- Modular hardware build systemβ1,109Updated last week
- RISC-V CPU Core (RV32IM)β1,595Updated 4 years ago
- Universal utility for programming FPGAβ1,487Updated this week
- Random instruction generator for RISC-V processor verificationβ1,218Updated 2 months ago
- cocotb: Python-based chip (RTL) verificationβ2,175Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processorβ1,132Updated last month
- SystemVerilog to Verilog conversionβ680Updated 2 weeks ago
- Scala based HDLβ1,891Updated last week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and moreβ2,058Updated last week