olofk / servLinks
SERV - The SErial RISC-V CPU
β1,607Updated last month
Alternatives and similar repositories for serv
Users that are interested in serv are comparing it to the libraries listed below
Sorting:
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.β1,575Updated last week
- π₯οΈ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independeβ¦β1,797Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementationβ2,812Updated this week
- A small, light weight, RISC CPU soft coreβ1,423Updated 5 months ago
- Package manager and build abstraction tool for FPGA/ASIC developmentβ1,306Updated 3 weeks ago
- Linux on LiteX-VexRiscvβ648Updated last week
- 32-bit Superscalar RISC-V CPUβ1,049Updated 3 years ago
- VeeR EH1 coreβ884Updated 2 years ago
- nextpnr portable FPGA place and route toolβ1,463Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platformβ1,086Updated last month
- Universal utility for programming FPGAβ1,366Updated this week
- Multi-platform nightly builds of open source digital design and verification toolsβ1,093Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPUβ3,569Updated last year
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulatorsβ668Updated 2 weeks ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilogβ921Updated 7 months ago
- Modular hardware build systemβ1,044Updated this week
- Project F brings FPGAs to life with exciting open-source designs you can build on.β686Updated 5 months ago
- A Linux-capable RISC-V multicore for and by the worldβ710Updated 2 months ago
- SystemVerilog to Verilog conversionβ645Updated 2 weeks ago
- Random instruction generator for RISC-V processor verificationβ1,136Updated last month
- cocotb: Python-based chip (RTL) verificationβ2,021Updated this week
- An Open-source FPGA IP Generatorβ934Updated last week
- RISC-V CPU Core (RV32IM)β1,496Updated 3 years ago
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler β¦β662Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processorβ1,088Updated 4 months ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!β2,362Updated this week
- RISC-V Cores, SoC platforms and SoCsβ893Updated 4 years ago
- The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linuxβ2,540Updated last week
- An open-source static random access memory (SRAM) compiler.β919Updated last week
- Scala based HDLβ1,812Updated last week