olofk / servLinks
SERV - The SErial RISC-V CPU
β1,615Updated last month
Alternatives and similar repositories for serv
Users that are interested in serv are comparing it to the libraries listed below
Sorting:
- π₯οΈ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independeβ¦β1,823Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementationβ2,834Updated 3 weeks ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.β1,595Updated this week
- Linux on LiteX-VexRiscvβ654Updated last month
- 32-bit Superscalar RISC-V CPUβ1,066Updated 3 years ago
- Package manager and build abstraction tool for FPGA/ASIC developmentβ1,313Updated last month
- A small, light weight, RISC CPU soft coreβ1,438Updated 5 months ago
- nextpnr portable FPGA place and route toolβ1,479Updated this week
- VeeR EH1 coreβ885Updated 2 years ago
- PicoRV32 - A Size-Optimized RISC-V CPUβ3,603Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platformβ1,098Updated 2 months ago
- Multi-platform nightly builds of open source digital design and verification toolsβ1,119Updated this week
- A Linux-capable RISC-V multicore for and by the worldβ719Updated 3 months ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilogβ925Updated 8 months ago
- Universal utility for programming FPGAβ1,375Updated last week
- An Open-source FPGA IP Generatorβ964Updated this week
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler β¦β667Updated last week
- Project F brings FPGAs to life with exciting open-source designs you can build on.β709Updated 6 months ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulatorsβ672Updated 2 weeks ago
- Modular hardware build systemβ1,058Updated this week
- SystemVerilog to Verilog conversionβ653Updated last month
- Verilog library for ASIC and FPGA designersβ1,320Updated last year
- RISC-V CPU Core (RV32IM)β1,510Updated 3 years ago
- Random instruction generator for RISC-V processor verificationβ1,144Updated last month
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configuraβ¦β2,568Updated this week
- cocotb: Python-based chip (RTL) verificationβ2,050Updated this week
- Scala based HDLβ1,829Updated 2 weeks ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communicationβ1,339Updated last week
- RSD: RISC-V Out-of-Order Superscalar Processorβ1,091Updated 4 months ago
- RISC-V Cores, SoC platforms and SoCsβ895Updated 4 years ago