olofk / serv
SERV - The SErial RISC-V CPU
☆1,442Updated last week
Related projects ⓘ
Alternatives and complementary repositories for serv
- Linux on LiteX-VexRiscv☆588Updated 4 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,205Updated 2 weeks ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,514Updated this week
- 32-bit Superscalar RISC-V CPU☆865Updated 3 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,381Updated this week
- Universal utility for programming FPGA☆1,218Updated last week
- nextpnr portable FPGA place and route tool☆1,314Updated 3 weeks ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆624Updated this week
- VeeR EH1 core☆822Updated last year
- Multi-platform nightly builds of open source digital design and verification tools☆856Updated this week
- A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent …☆1,597Updated last week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆966Updated 4 months ago
- A small, light weight, RISC CPU soft core☆1,304Updated last month
- A Linux-capable RISC-V multicore for and by the world☆626Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,150Updated 4 months ago
- The OpenPiton Platform☆643Updated last month
- SystemVerilog to Verilog conversion☆562Updated 3 weeks ago
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆602Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆866Updated this week
- Verilog library for ASIC and FPGA designers☆1,193Updated 6 months ago
- A Python toolbox for building complex digital hardware☆1,230Updated last month
- Documenting the Xilinx 7-series bit-stream format.☆774Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,112Updated this week
- Modular hardware build system☆862Updated this week
- An open-source static random access memory (SRAM) compiler.☆834Updated last week
- Hardware Description Languages☆969Updated 3 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,381Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,004Updated 2 months ago
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆587Updated 3 weeks ago
- FOSS Flow For FPGA☆361Updated last month