SERV - The SErial RISC-V CPU
☆1,811Feb 19, 2026Updated 3 months ago
Alternatives and similar repositories for serv
Users that are interested in serv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,188Jun 27, 2024Updated last year
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,159Feb 11, 2026Updated 3 months ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,561May 12, 2026Updated 3 weeks ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,127Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,417May 10, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,907Jun 3, 2026Updated last week
- Build your hardware, easily!☆3,912Jun 3, 2026Updated last week
- CoreScore☆175Nov 14, 2025Updated 6 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,960Updated this week
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,539Nov 18, 2025Updated 6 months ago
- 32-bit Superscalar RISC-V CPU☆1,256Sep 18, 2021Updated 4 years ago
- An abstraction library for interfacing EDA tools☆770Apr 24, 2026Updated last month
- A Linux-capable RISC-V multicore for and by the world☆809Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆982Nov 15, 2024Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- VeeR EH1 core☆949May 29, 2023Updated 3 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,243May 29, 2026Updated last week
- Yosys Open SYnthesis Suite☆4,513Updated this week
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,415Jun 2, 2026Updated last week
- A small, light weight, RISC CPU soft core☆1,550Dec 8, 2025Updated 6 months ago
- nextpnr portable FPGA place and route tool☆1,686Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,179Feb 21, 2026Updated 3 months ago
- Linux on LiteX-VexRiscv☆712May 28, 2026Updated last week
- Universal utility for programming FPGA☆1,643Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A modern hardware definition language and toolchain based on Python☆2,022May 25, 2026Updated 2 weeks ago
- An Open-source FPGA IP Generator☆1,111Updated this week
- A 32-bit RISC-V soft processor☆327Jan 26, 2026Updated 4 months ago
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆773Jan 28, 2026Updated 4 months ago
- Example LED blinking project for your FPGA dev board of choice☆194Feb 28, 2026Updated 3 months ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,816Mar 25, 2026Updated 2 months ago
- RISC-V CPU Core (RV32IM)☆1,731Sep 18, 2021Updated 4 years ago
- An open-source static random access memory (SRAM) compiler.☆1,066May 15, 2026Updated 3 weeks ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆341Dec 11, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Common SystemVerilog components☆755Updated this week
- VeeR EL2 Core☆339Updated this week
- 3-stage RV32IMACZb* processor with debug☆1,058Apr 23, 2026Updated last month
- cocotb: Python-based chip (RTL) verification☆2,399Updated this week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆271Nov 6, 2024Updated last year
- RISC-V Cores, SoC platforms and SoCs☆929Mar 26, 2021Updated 5 years ago
- ☆316Jan 23, 2026Updated 4 months ago