OpenTitan: Open source silicon root of trust
☆3,316Apr 22, 2026Updated this week
Alternatives and similar repositories for opentitan
Users that are interested in opentitan are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,859Apr 14, 2026Updated 2 weeks ago
- Random instruction generator for RISC-V processor verification☆1,288Apr 3, 2026Updated 3 weeks ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,561Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,906Updated this week
- VeeR EH1 core☆935May 29, 2023Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Functional verification project for the CORE-V family of RISC-V cores.☆674Apr 16, 2026Updated last week
- Common SystemVerilog components☆738Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,407Feb 13, 2026Updated 2 months ago
- RTL, Cmodel, and testbench for NVDLA☆2,061Mar 2, 2022Updated 4 years ago
- cocotb: Python-based chip (RTL) verification☆2,339Updated this week
- Rocket Chip Generator☆3,744Apr 21, 2026Updated last week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,824Mar 13, 2026Updated last month
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,221Apr 17, 2026Updated last week
- Verilator open-source SystemVerilog simulator and lint system☆3,552Apr 21, 2026Updated last week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Code generation tool for control and status registers☆455Apr 19, 2026Updated last week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,121Jun 27, 2024Updated last year
- Yosys Open SYnthesis Suite☆4,416Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,125Feb 11, 2026Updated 2 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,226Apr 20, 2026Updated last week
- The OpenPiton Platform☆781Feb 25, 2026Updated 2 months ago
- IC design and development should be faster，simpler and more reliable☆1,991Dec 31, 2021Updated 4 years ago
- AMBA AXI VIP☆457Jun 28, 2024Updated last year
- UVM 1.2 port to Python☆260Feb 9, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Chisel: A Modern Hardware Design Language☆4,644Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆660Apr 7, 2026Updated 3 weeks ago
- Test suite designed to check compliance with the SystemVerilog standard.☆373Apr 21, 2026Updated last week
- Open-source high-performance RISC-V processor☆6,991Updated this week
- Verilog PCI express components☆1,579Apr 26, 2024Updated 2 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆978Nov 15, 2024Updated last year
- An abstraction library for interfacing EDA tools☆762Apr 20, 2026Updated last week
- Must-have verilog systemverilog modules☆1,949Mar 12, 2026Updated last month
- A Linux-capable RISC-V multicore for and by the world☆796Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- SERV - The SErial RISC-V CPU☆1,787Feb 19, 2026Updated 2 months ago
- Verilog AXI components for FPGA implementation☆2,025Feb 27, 2025Updated last year
- ☆1,987Updated this week
- Awesome ASIC design verification☆353Feb 9, 2022Updated 4 years ago
- SystemVerilog to Verilog conversion☆725Mar 28, 2026Updated last month
- RISC-V Formal Verification Framework☆630Apr 6, 2022Updated 4 years ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,763Mar 25, 2026Updated last month