OpenTitan: Open source silicon root of trust
☆3,238Mar 17, 2026Updated this week
Alternatives and similar repositories for opentitan
Users that are interested in opentitan are comparing it to the libraries listed below
Sorting:
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,797Feb 17, 2026Updated last month
- Random instruction generator for RISC-V processor verification☆1,262Mar 5, 2026Updated last week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,519Mar 11, 2026Updated last week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,845Mar 10, 2026Updated last week
- VeeR EH1 core☆930May 29, 2023Updated 2 years ago
- Functional verification project for the CORE-V family of RISC-V cores.☆663Mar 8, 2026Updated last week
- Common SystemVerilog components☆723Mar 11, 2026Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,392Feb 13, 2026Updated last month
- RTL, Cmodel, and testbench for NVDLA☆2,031Mar 2, 2022Updated 4 years ago
- Rocket Chip Generator☆3,722Feb 25, 2026Updated 3 weeks ago
- cocotb: Python-based chip (RTL) verification☆2,284Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,789Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,197May 26, 2025Updated 9 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,024Jun 27, 2024Updated last year
- Code generation tool for control and status registers☆449Jan 7, 2026Updated 2 months ago
- Verilator open-source SystemVerilog simulator and lint system☆3,414Mar 12, 2026Updated last week
- Yosys Open SYnthesis Suite☆4,333Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,063Feb 11, 2026Updated last month
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,176Mar 8, 2026Updated last week
- The OpenPiton Platform☆775Feb 25, 2026Updated 3 weeks ago
- AMBA AXI VIP☆449Jun 28, 2024Updated last year
- IC design and development should be faster，simpler and more reliable☆1,986Dec 31, 2021Updated 4 years ago
- Chisel: A Modern Hardware Design Language☆4,611Updated this week
- UVM 1.2 port to Python☆259Feb 9, 2025Updated last year
- Test suite designed to check compliance with the SystemVerilog standard.☆367Mar 11, 2026Updated last week
- BaseJump STL: A Standard Template Library for SystemVerilog☆653Jan 19, 2026Updated last month
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆966Nov 15, 2024Updated last year
- An abstraction library for interfacing EDA tools☆754Mar 11, 2026Updated last week
- Open-source high-performance RISC-V processor☆6,904Updated this week
- Must-have verilog systemverilog modules☆1,937Updated this week
- Verilog PCI express components☆1,551Apr 26, 2024Updated last year
- SERV - The SErial RISC-V CPU☆1,762Feb 19, 2026Updated 3 weeks ago
- A Linux-capable RISC-V multicore for and by the world☆778Mar 10, 2026Updated last week
- ☆1,927Updated this week
- Verilog AXI components for FPGA implementation☆1,980Feb 27, 2025Updated last year
- SystemVerilog to Verilog conversion☆709Nov 24, 2025Updated 3 months ago
- Awesome ASIC design verification☆344Feb 9, 2022Updated 4 years ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,726Sep 15, 2025Updated 6 months ago
- Build your hardware, easily!☆3,773Updated this week