OpenTitan: Open source silicon root of trust
☆3,615Aug 28, 2026Updated this week
Alternatives and similar repositories for opentitan
Users that are interested in opentitan are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,029Aug 20, 2026Updated last week
- Random instruction generator for RISC-V processor verification☆1,350Apr 3, 2026Updated 4 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,668Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,086Updated this week
- VeeR EH1 core☆964Jul 16, 2026Updated last month
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Functional verification project for the CORE-V family of RISC-V cores.☆713Aug 13, 2026Updated 2 weeks ago
- Common SystemVerilog components☆791Aug 21, 2026Updated last week
- Rocket Chip Generator☆3,852Jun 2, 2026Updated 2 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,453Updated this week
- RTL, Cmodel, and testbench for NVDLA☆2,141Mar 2, 2022Updated 4 years ago
- cocotb: Python-based chip (RTL) verification☆2,486Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,921Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,278Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,885Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Code generation tool for control and status registers☆468Aug 16, 2026Updated 2 weeks ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,366Jul 31, 2026Updated 3 weeks ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,369Aug 19, 2026Updated last week
- Yosys Open SYnthesis Suite☆4,715Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,232Feb 11, 2026Updated 6 months ago
- The OpenPiton Platform☆810Feb 25, 2026Updated 6 months ago
- AMBA AXI VIP☆474Jun 28, 2024Updated 2 years ago
- IC design and development should be faster，simpler and more reliable☆2,013Dec 31, 2021Updated 4 years ago
- Chisel: A Modern Hardware Design Language☆4,764Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- OpenXuantie - OpenC910 Core☆1,471Jun 28, 2024Updated 2 years ago
- UVM 1.2 port to Python☆262Feb 9, 2025Updated last year
- Open-source high-performance RISC-V processor☆7,224Updated this week
- ☆2,226Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆390Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆680Jul 7, 2026Updated last month
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆999Nov 15, 2024Updated last year
- Awesome ASIC design verification☆365Feb 9, 2022Updated 4 years ago
- Verilog PCI express components☆1,650Apr 26, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- An abstraction library for interfacing EDA tools☆790Aug 12, 2026Updated 2 weeks ago
- A Linux-capable RISC-V multicore for and by the world☆827Jul 13, 2026Updated last month
- SERV - The SErial RISC-V CPU☆1,876Updated this week
- Verilog AXI components for FPGA implementation☆2,121Feb 27, 2025Updated last year
- Must-have verilog systemverilog modules☆2,015Mar 12, 2026Updated 5 months ago
- SystemVerilog to Verilog conversion☆749Aug 18, 2026Updated last week
- RISC-V Formal Verification Framework☆634Apr 6, 2022Updated 4 years ago