OpenTitan: Open source silicon root of trust
☆3,715Oct 27, 2026Updated this week
Alternatives and similar repositories for opentitan
Users that are interested in opentitan are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,135Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,738Sep 24, 2026Updated last month
- Random instruction generator for RISC-V processor verification☆1,372Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,171Updated this week
- Functional verification project for the CORE-V family of RISC-V cores.☆733Oct 19, 2026Updated last week
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Common SystemVerilog components☆810Sep 18, 2026Updated last month
- Package manager and build abstraction tool for FPGA/ASIC development☆1,477Updated this week
- cocotb: Python-based chip (RTL) verification☆2,556Updated this week
- VeeR EH1 core☆970Jul 16, 2026Updated 3 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,973Sep 23, 2026Updated last month
- Rocket Chip Generator☆3,892Sep 13, 2026Updated last month
- RTL, Cmodel, and testbench for NVDLA☆2,194Mar 2, 2022Updated 4 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,392Sep 7, 2026Updated last month
- Verilator open-source SystemVerilog simulator and lint system☆4,036Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,317Oct 20, 2026Updated last week
- Yosys Open SYnthesis Suite☆4,850Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,300Oct 13, 2026Updated 2 weeks ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,438Oct 17, 2026Updated last week
- Code generation tool for control and status registers☆473Sep 11, 2026Updated last month
- The OpenPiton Platform☆836Feb 25, 2026Updated 8 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆691Oct 22, 2026Updated last week
- IC design and development should be faster，simpler and more reliable☆2,029Dec 31, 2021Updated 4 years ago
- Build your hardware, easily!☆4,175Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A Linux-capable RISC-V multicore for and by the world☆839Oct 14, 2026Updated 2 weeks ago
- Verilog PCI express components☆1,676Apr 26, 2024Updated 2 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,010Nov 15, 2024Updated last year
- SystemVerilog compiler and language services☆1,173Updated this week
- SystemVerilog to Verilog conversion☆758Aug 18, 2026Updated 2 months ago
- Chisel: A Modern Hardware Design Language☆4,821Updated this week
- Verilog AXI components for FPGA implementation☆2,164Feb 27, 2025Updated last year
- SERV - The SErial RISC-V CPU☆1,907Aug 25, 2026Updated 2 months ago
- Open-source high-performance RISC-V processor☆7,352Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- AMBA AXI VIP☆481Oct 1, 2026Updated 3 weeks ago
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆3,232Updated this week
- The UVM written in Python☆571Oct 20, 2026Updated last week
- An open-source static random access memory (SRAM) compiler.☆1,166Updated this week
- ☆2,353Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆647Sep 14, 2026Updated last month
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,988Mar 25, 2026Updated 7 months ago