Alternatives and similar repositories for opentitan

Users that are interested in opentitan are comparing it to the libraries listed below

• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,553Updated last week
• openhwgroup / cva6
  The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
  ☆2,492Updated last week
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆1,904Updated last month
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆1,866Updated this week
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,782Updated last week
• verilator / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆2,930Updated this week
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,410Updated 4 months ago
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆879Updated 2 years ago
• darklife / darkriscv
  opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
  ☆2,332Updated 2 weeks ago
• firesim / firesim
  FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility
  ☆931Updated last week
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆1,128Updated 4 months ago
• chipsalliance / rocket-chip
  Rocket Chip Generator
  ☆3,458Updated last week
• riscvarchive / riscv-cores-list
  RISC-V Cores, SoC platforms and SoCs
  ☆883Updated 4 years ago
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,593Updated this week
• vortexgpgpu / vortex
  ☆1,522Updated 2 weeks ago
• XUANTIE-RV / openc910
  OpenXuantie - OpenC910 Core
  ☆1,274Updated 11 months ago
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,296Updated this week
• The-OpenROAD-Project / OpenROAD
  OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/
  ☆1,985Updated this week
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,077Updated last week
• llvm / circt
  Circuit IR Compilers and Tools
  ☆1,835Updated this week
• rsd-devel / rsd
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,080Updated 3 months ago
• riscv-software-src / riscv-tools
  RISC-V Tools (ISA Simulator and Tests)
  ☆1,170Updated 2 years ago
• chipsalliance / firrtl
  Flexible Intermediate Representation for RTL
  ☆741Updated 9 months ago
• chipsalliance / verible
  Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
  ☆1,549Updated this week
• jbush001 / NyuziProcessor
  GPGPU microprocessor architecture
  ☆2,083Updated 6 months ago
• B-Lang-org / bsc
  Bluespec Compiler (BSC)
  ☆1,015Updated 3 weeks ago
• siliconcompiler / siliconcompiler
  Modular hardware build system
  ☆999Updated this week
• SpinalHDL / SpinalHDL
  Scala based HDL
  ☆1,796Updated last week
• pulp-platform / pulpino
  An open-source microcontroller system based on RISC-V
  ☆957Updated last year
• enjoy-digital / litex
  Build your hardware, easily!
  ☆3,346Updated this week