OpenTitan: Open source silicon root of trust
☆3,648Sep 18, 2026Updated this week
Alternatives and similar repositories for opentitan
Users that are interested in opentitan are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,062Updated this week
- Random instruction generator for RISC-V processor verification☆1,356Sep 4, 2026Updated 2 weeks ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,701Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,120Updated this week
- VeeR EH1 core☆967Jul 16, 2026Updated 2 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Functional verification project for the CORE-V family of RISC-V cores.☆722Updated this week
- Common SystemVerilog components☆799Updated this week
- Rocket Chip Generator☆3,869Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,461Sep 12, 2026Updated last week
- RTL, Cmodel, and testbench for NVDLA☆2,157Mar 2, 2022Updated 4 years ago
- cocotb: Python-based chip (RTL) verification☆2,508Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,937Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,291Aug 26, 2026Updated 3 weeks ago
- Verilator open-source SystemVerilog simulator and lint system☆3,936Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,384Sep 7, 2026Updated last week
- Code generation tool for control and status registers☆471Sep 11, 2026Updated last week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,390Updated this week
- Yosys Open SYnthesis Suite☆4,759Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,262Sep 8, 2026Updated last week
- The OpenPiton Platform☆828Feb 25, 2026Updated 6 months ago
- AMBA AXI VIP☆477Jun 28, 2024Updated 2 years ago
- IC design and development should be faster，simpler and more reliable☆2,017Dec 31, 2021Updated 4 years ago
- Chisel: A Modern Hardware Design Language☆4,786Sep 11, 2026Updated last week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- OpenXuantie - OpenC910 Core☆1,476Jun 28, 2024Updated 2 years ago
- Open-source high-performance RISC-V processor☆7,264Updated this week
- UVM 1.2 port to Python☆262Feb 9, 2025Updated last year
- ☆2,261Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆394Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆681Sep 8, 2026Updated last week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,001Nov 15, 2024Updated last year
- Verilog PCI express components☆1,656Apr 26, 2024Updated 2 years ago
- An abstraction library for interfacing EDA tools☆794Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A Linux-capable RISC-V multicore for and by the world☆832Updated this week
- Awesome ASIC design verification☆367Feb 9, 2022Updated 4 years ago
- SERV - The SErial RISC-V CPU☆1,886Aug 25, 2026Updated 3 weeks ago
- Verilog AXI components for FPGA implementation☆2,142Feb 27, 2025Updated last year
- Must-have verilog systemverilog modules☆2,020Mar 12, 2026Updated 6 months ago
- SystemVerilog to Verilog conversion☆753Aug 18, 2026Updated last month
- RISC-V Formal Verification Framework☆634Apr 6, 2022Updated 4 years ago