lowRISC / opentitan

Related projects ⓘ

Alternatives and complementary repositories for opentitan

• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,372Updated this week
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆1,739Updated last month
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆1,641Updated this week
• XUANTIE-RV / openc910
  OpenXuantie - OpenC910 Core
  ☆1,163Updated 4 months ago
• firesim / firesim
  FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility
  ☆884Updated this week
• openhwgroup / cva6
  The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
  ☆2,279Updated this week
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆1,017Updated 2 months ago
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆818Updated last year
• chipsalliance / rocket-chip
  Rocket Chip Generator
  ☆3,253Updated 2 weeks ago
• chipsalliance / verible
  Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
  ☆1,372Updated 3 weeks ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆960Updated 3 months ago
• SpinalHDL / SpinalHDL
  Scala based HDL
  ☆1,664Updated this week
• verilator / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆2,545Updated this week
• The-OpenROAD-Project / OpenLane
  OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…
  ☆1,351Updated 3 weeks ago
• sifive / freedom
  Source files for SiFive's Freedom platforms
  ☆1,112Updated 3 years ago
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,437Updated this week
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,506Updated this week
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,303Updated 3 weeks ago
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,202Updated last week
• siliconcompiler / siliconcompiler
  Modular hardware build system
  ☆861Updated this week
• darklife / darkriscv
  opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
  ☆2,115Updated last month
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆864Updated 3 years ago
• pulp-platform / pulpino
  An open-source microcontroller system based on RISC-V
  ☆893Updated 9 months ago
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆622Updated this week
• riscvarchive / riscv-cores-list
  RISC-V Cores, SoC platforms and SoCs
  ☆836Updated 3 years ago
• pulp-platform / pulp
  This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…
  ☆452Updated 6 months ago
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,307Updated 3 weeks ago
• YosysHQ / yosys
  Yosys Open SYnthesis Suite
  ☆3,488Updated this week
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,099Updated this week
• YosysHQ / picorv32
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆3,139Updated 4 months ago