OpenTitan: Open source silicon root of trust
☆3,425Jun 4, 2026Updated this week
Alternatives and similar repositories for opentitan
Users that are interested in opentitan are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,907Updated this week
- Random instruction generator for RISC-V processor verification☆1,309Apr 3, 2026Updated 2 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,591Jun 1, 2026Updated last week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,960Updated this week
- VeeR EH1 core☆949May 29, 2023Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Functional verification project for the CORE-V family of RISC-V cores.☆684May 27, 2026Updated last week
- Common SystemVerilog components☆755Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,417May 10, 2026Updated 3 weeks ago
- RTL, Cmodel, and testbench for NVDLA☆2,098Mar 2, 2022Updated 4 years ago
- cocotb: Python-based chip (RTL) verification☆2,399Updated this week
- Rocket Chip Generator☆3,783Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,854Mar 13, 2026Updated 2 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,243May 29, 2026Updated last week
- Verilator open-source SystemVerilog simulator and lint system☆3,654Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,188Jun 27, 2024Updated last year
- Code generation tool for control and status registers☆463May 30, 2026Updated last week
- Yosys Open SYnthesis Suite☆4,513Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,159Feb 11, 2026Updated 3 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,280Updated this week
- The OpenPiton Platform☆792Feb 25, 2026Updated 3 months ago
- IC design and development should be faster，simpler and more reliable☆1,998Dec 31, 2021Updated 4 years ago
- AMBA AXI VIP☆464Jun 28, 2024Updated last year
- UVM 1.2 port to Python☆262Feb 9, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Chisel: A Modern Hardware Design Language☆4,672Updated this week
- Open-source high-performance RISC-V processor☆7,049Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆668May 11, 2026Updated 3 weeks ago
- Test suite designed to check compliance with the SystemVerilog standard.☆378Updated this week
- Verilog PCI express components☆1,608Apr 26, 2024Updated 2 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆982Nov 15, 2024Updated last year
- An abstraction library for interfacing EDA tools☆770Apr 24, 2026Updated last month
- Must-have verilog systemverilog modules☆1,969Mar 12, 2026Updated 2 months ago
- ☆2,046Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SERV - The SErial RISC-V CPU☆1,811Feb 19, 2026Updated 3 months ago
- Verilog AXI components for FPGA implementation☆2,068Feb 27, 2025Updated last year
- Awesome ASIC design verification☆359Feb 9, 2022Updated 4 years ago
- A Linux-capable RISC-V multicore for and by the world☆809Updated this week
- RISC-V Formal Verification Framework☆631Apr 6, 2022Updated 4 years ago
- SystemVerilog to Verilog conversion☆734Mar 28, 2026Updated 2 months ago
- Build your hardware, easily!☆3,912Updated this week