Alternatives and similar repositories for opentitan

Users that are interested in opentitan are comparing it to the libraries listed below

• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,692Updated this week
• chipsalliance / rocket-chip
  Rocket Chip Generator
  ☆3,634Updated 3 months ago
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆2,022Updated 7 months ago
• openhwgroup / cva6
  The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…
  ☆2,712Updated last week
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆2,052Updated last week
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆1,212Updated 2 months ago
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,930Updated last week
• chipsalliance / chisel
  Chisel: A Modern Hardware Design Language
  ☆4,496Updated this week
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆912Updated 2 years ago
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,704Updated last month
• firesim / firesim
  FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility
  ☆980Updated 5 months ago
• XUANTIE-RV / openc910
  OpenXuantie - OpenC910 Core
  ☆1,352Updated last year
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,145Updated 6 months ago
• riscvarchive / riscv-cores-list
  RISC-V Cores, SoC platforms and SoCs
  ☆905Updated 4 years ago
• riscv-software-src / riscv-tools
  RISC-V Tools (ISA Simulator and Tests)
  ☆1,170Updated 2 years ago
• darklife / darkriscv
  opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
  ☆2,448Updated 4 months ago
• verilator / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆3,213Updated this week
• SpinalHDL / SpinalHDL
  Scala based HDL
  ☆1,889Updated 2 weeks ago
• rsd-devel / rsd
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,128Updated last month
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,483Updated 4 months ago
• riscvarchive / riscv-v-spec
  Working draft of the proposed RISC-V V vector extension
  ☆1,054Updated last year
• pulp-platform / pulpino
  An open-source microcontroller system based on RISC-V
  ☆992Updated last year
• westerndigitalcorporation / swerv_eh1
  A directory of Western Digital’s RISC-V SweRV Cores
  ☆876Updated 5 years ago
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆1,023Updated this week
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,371Updated last week
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆2,167Updated this week
• chipsalliance / verible
  Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
  ☆1,705Updated 3 months ago
• riscv-software-src / riscv-isa-sim
  Spike, a RISC-V ISA Simulator
  ☆2,944Updated last week
• ultraembedded / riscv
  RISC-V CPU Core (RV32IM)
  ☆1,595Updated 4 years ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,433Updated 2 weeks ago