lowRISC / opentitan
OpenTitan: Open source silicon root of trust
☆2,804Updated this week
Alternatives and similar repositories for opentitan:
Users that are interested in opentitan are comparing it to the libraries listed below
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,535Updated this week
- Rocket Chip Generator☆3,437Updated 3 weeks ago
- The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux☆2,455Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,836Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,882Updated this week
- Random instruction generator for RISC-V processor verification☆1,110Updated 3 months ago
- Chisel: A Modern Hardware Design Language☆4,262Updated this week
- VeeR EH1 core☆875Updated last year
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆926Updated this week
- A small, light weight, RISC CPU soft core☆1,395Updated 3 months ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,299Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,756Updated 2 weeks ago
- Scala based HDL☆1,781Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,063Updated 2 months ago
- RISC-V Tools (ISA Simulator and Tests)☆1,164Updated 2 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,465Updated 10 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,280Updated 3 weeks ago
- RISC-V Cores, SoC platforms and SoCs☆875Updated 4 years ago
- An open-source static random access memory (SRAM) compiler.☆895Updated last month
- Circuit IR Compilers and Tools☆1,807Updated this week
- Build your hardware, easily!☆3,293Updated this week
- SERV - The SErial RISC-V CPU☆1,576Updated this week
- OpenXuantie - OpenC910 Core☆1,265Updated 10 months ago
- Spike, a RISC-V ISA Simulator☆2,685Updated last week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,075Updated 2 months ago
- Working draft of the proposed RISC-V V vector extension☆1,028Updated last year
- cocotb: Python-based chip (RTL) verification☆1,967Updated this week
- Modular hardware build system☆987Updated this week
- The root repo for lowRISC project and FPGA demos.☆598Updated last year
- RISC-V Opcodes☆757Updated this week