lowRISC / opentitanLinks
OpenTitan: Open source silicon root of trust
☆2,853Updated this week
Alternatives and similar repositories for opentitan
Users that are interested in opentitan are comparing it to the libraries listed below
Sorting:
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,567Updated last week
- The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux☆2,503Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,921Updated last month
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,797Updated last week
- Random instruction generator for RISC-V processor verification☆1,133Updated 2 weeks ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆935Updated last week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,344Updated 3 weeks ago
- VeeR EH1 core☆882Updated 2 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,079Updated 3 weeks ago
- Modular hardware build system☆1,028Updated this week
- RISC-V Cores, SoC platforms and SoCs☆885Updated 4 years ago
- SERV - The SErial RISC-V CPU☆1,600Updated 2 weeks ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,872Updated this week
- A small, light weight, RISC CPU soft core☆1,418Updated 4 months ago
- Yosys Open SYnthesis Suite☆3,866Updated this week
- The OpenPiton Platform☆710Updated 3 weeks ago
- Rocket Chip Generator☆3,471Updated 3 weeks ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,530Updated 11 months ago
- Flexible Intermediate Representation for RTL☆745Updated 9 months ago
- 32-bit Superscalar RISC-V CPU☆1,036Updated 3 years ago
- A Linux-capable RISC-V multicore for and by the world☆708Updated last month
- Verilog library for ASIC and FPGA designers☆1,300Updated last year
- Chisel: A Modern Hardware Design Language☆4,298Updated this week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,509Updated 3 months ago
- A directory of Western Digital’s RISC-V SweRV Cores☆869Updated 5 years ago
- Digital Design with Chisel☆842Updated last month
- Working draft of the proposed RISC-V V vector extension☆1,034Updated last year
- Verilator open-source SystemVerilog simulator and lint system☆2,946Updated this week
- RISC-V Tools (ISA Simulator and Tests)☆1,168Updated 2 years ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆667Updated 2 weeks ago