efabless / raven-picorv32Links
Silicon-validated SoC implementation of the PicoSoc/PicoRV32
☆273Updated 5 years ago
Alternatives and similar repositories for raven-picorv32
Users that are interested in raven-picorv32 are comparing it to the libraries listed below
Sorting:
- VeeR EL2 Core☆294Updated last week
- FuseSoC-based SoC for VeeR EH1 and EL2☆323Updated 8 months ago
- ☆242Updated 2 years ago
- Basic RISC-V Test SoC☆140Updated 6 years ago
- RISC-V CPU Core☆369Updated last month
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆217Updated 4 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆363Updated last year
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆438Updated 3 months ago
- A DDR3 memory controller in Verilog for various FPGAs☆502Updated 3 years ago
- RISC-V Debug Support for our PULP RISC-V Cores☆266Updated 4 months ago
- Bus bridges and other odds and ends☆582Updated 4 months ago
- Verilog UART☆178Updated 12 years ago
- A simple, basic, formally verified UART controller☆309Updated last year
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 5 years ago
- Common SystemVerilog components☆649Updated this week
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆186Updated last month
- OpenXuantie - OpenE902 Core☆153Updated last year
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆525Updated 2 weeks ago
- A simple RISC-V processor for use in FPGA designs.☆279Updated last year
- Opensource DDR3 Controller☆381Updated 2 months ago
- OpenXuantie - OpenE906 Core☆139Updated last year
- CORE-V Family of RISC-V Cores☆287Updated 6 months ago
- ☆90Updated last week
- BaseJump STL: A Standard Template Library for SystemVerilog☆598Updated last week
- SystemC/TLM-2.0 Co-simulation framework☆254Updated 3 months ago
- Verilog implementation of a RISC-V core☆123Updated 6 years ago
- Verilog SDRAM memory controller☆339Updated 8 years ago
- AXI interface modules for Cocotb☆276Updated last year
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆201Updated 10 months ago
- Code used in☆193Updated 8 years ago