efabless / raven-picorv32Links
Silicon-validated SoC implementation of the PicoSoc/PicoRV32
☆272Updated 5 years ago
Alternatives and similar repositories for raven-picorv32
Users that are interested in raven-picorv32 are comparing it to the libraries listed below
Sorting:
- VeeR EL2 Core☆292Updated 2 weeks ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆321Updated 7 months ago
- RISC-V CPU Core☆359Updated last month
- Basic RISC-V Test SoC☆138Updated 6 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆218Updated 4 years ago
- ☆240Updated 2 years ago
- Verilog UART☆177Updated 12 years ago
- A simple, basic, formally verified UART controller☆307Updated last year
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆436Updated 2 months ago
- A DDR3 memory controller in Verilog for various FPGAs☆497Updated 3 years ago
- Bus bridges and other odds and ends☆576Updated 3 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆265Updated 3 months ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆357Updated last year
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆516Updated 5 months ago
- Common SystemVerilog components☆637Updated last week
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 5 years ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆182Updated 2 weeks ago
- A simple RISC-V processor for use in FPGA designs.☆278Updated 11 months ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆505Updated 8 months ago
- Verilog implementation of a RISC-V core☆122Updated 6 years ago
- A full-speed device-side USB peripheral core written in Verilog.☆233Updated 2 years ago
- Verilog SDRAM memory controller☆337Updated 8 years ago
- Opensource DDR3 Controller☆371Updated last month
- SpinalHDL-tutorial based on Jupyter Notebook☆138Updated last year
- CORE-V Family of RISC-V Cores☆283Updated 5 months ago
- ☆89Updated 4 months ago
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆328Updated last month
- SystemC/TLM-2.0 Co-simulation framework☆252Updated 2 months ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆131Updated 5 years ago
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆343Updated 5 months ago