Silicon-validated SoC implementation of the PicoSoc/PicoRV32
☆297Jul 28, 2020Updated 6 years ago
Alternatives and similar repositories for raven-picorv32
Users that are interested in raven-picorv32 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Quad cluster of RISC-V cores with peripherals and local memory☆24Feb 3, 2022Updated 4 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,382Updated this week
- Completed LDO Design for Skywaters 130nm☆21Feb 16, 2023Updated 3 years ago
- ☆18Nov 4, 2024Updated last year
- ☆51Feb 7, 2025Updated last year
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- 32-bit RISC-V microcontroller☆12Sep 11, 2021Updated 4 years ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,037Updated this week
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆138Feb 22, 2022Updated 4 years ago
- RISC-V CPU Core☆445Jun 24, 2025Updated last year
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆409Feb 26, 2025Updated last year
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆30Oct 3, 2023Updated 2 years ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆313May 25, 2023Updated 3 years ago
- An open-source static random access memory (SRAM) compiler.☆1,127Aug 16, 2026Updated 3 weeks ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆343Dec 11, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,000Nov 15, 2024Updated last year
- Testbenches for HDL projects☆23Updated this week
- SERV - The SErial RISC-V CPU☆1,881Aug 25, 2026Updated last week
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆495May 8, 2026Updated 3 months ago
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,851Mar 24, 2021Updated 5 years ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆142Jul 7, 2026Updated 2 months ago
- VeeR EH1 core☆966Jul 16, 2026Updated last month
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆247Jul 16, 2023Updated 3 years ago
- Common SystemVerilog components☆793Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,093Updated this week
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,255Updated this week
- Common RTL blocks used in SiFive's projects☆194May 13, 2022Updated 4 years ago
- Magic VLSI Layout Tool☆699Updated this week
- ☆66Dec 16, 2018Updated 7 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 7 years ago
- 32-bit Superscalar RISC-V CPU☆1,301Sep 18, 2021Updated 4 years ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆236Oct 26, 2024Updated last year
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,930Mar 25, 2026Updated 5 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A directory of Western Digital’s RISC-V SweRV Cores☆883Mar 26, 2020Updated 6 years ago
- ASIC Design of the openSPARC Floating Point Unit☆17Mar 13, 2017Updated 9 years ago
- RISC-V CPU Core (RV32IM)☆1,783Sep 18, 2021Updated 4 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,604Updated this week
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆127Aug 28, 2019Updated 7 years ago
- Verilog library for ASIC and FPGA designers☆1,437May 8, 2024Updated 2 years ago
- Using VexRiscv without installing Scala☆39Nov 10, 2021Updated 4 years ago