Alternatives and similar repositories for raven-picorv32

Users that are interested in raven-picorv32 are comparing it to the libraries listed below

• chipsalliance / Cores-VeeR-EL2
  VeeR EL2 Core
  ☆310Updated last week
• chipsalliance / VeeRwolf
  FuseSoC-based SoC for VeeR EH1 and EL2
  ☆335Updated last year
• chipsalliance / Cores-VeeR-EH2
  ☆250Updated 3 years ago
• pulp-platform / riscv-dbg
  RISC-V Debug Support for our PULP RISC-V Cores
  ☆287Updated this week
• pulp-platform / pulpissimo
  This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…
  ☆451Updated 7 months ago
• risclite / SuperScalar-RISCV-CPU
  SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.
  ☆221Updated 5 years ago
• jamieiles / uart
  Verilog UART
  ☆187Updated 12 years ago
• ultraembedded / riscv_soc
  Basic RISC-V Test SoC
  ☆162Updated 6 years ago
• RoaLogic / RV12
  RISC-V CPU Core
  ☆400Updated 5 months ago
• XUANTIE-RV / opene902
  OpenXuantie - OpenE902 Core
  ☆165Updated last year
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆318Updated last year
• openhwgroup / core-v-mcu
  This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.
  ☆194Updated last week
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆400Updated 3 months ago
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆539Updated 4 years ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆612Updated 8 months ago
• PulseRain / Reindeer
  PulseRain Reindeer - RISCV RV32I[M] Soft CPU
  ☆128Updated 6 years ago
• skordal / potato
  A simple RISC-V processor for use in FPGA designs.
  ☆283Updated last year
• ataradov / riscv
  Verilog implementation of a RISC-V core
  ☆133Updated 7 years ago
• subbdue / systemverilog.io
  Code used in
  ☆199Updated 8 years ago
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆549Updated 2 months ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆689Updated this week
• pulp-platform / pulp-riscv-gnu-toolchain
  ☆97Updated 4 months ago
• enjoy-digital / litedram
  Small footprint and configurable DRAM core
  ☆460Updated 3 weeks ago
• jijingg / Spinal-bootcamp
  SpinalHDL-tutorial based on Jupyter Notebook
  ☆147Updated last year
• NXP / i3c-slave-design
  MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.
  ☆132Updated 5 years ago
• pulp-platform / pulp
  This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…
  ☆531Updated last year
• openhwgroup / core-v-cores
  CORE-V Family of RISC-V Cores
  ☆310Updated 10 months ago
• XUANTIE-RV / opene906
  OpenXuantie - OpenE906 Core
  ☆151Updated last year
• IObundle / iob-soc
  RISC-V System on Chip Template
  ☆159Updated 4 months ago
• tpoikela / uvm-python
  UVM 1.2 port to Python
  ☆256Updated 10 months ago