efabless / raven-picorv32Links
Silicon-validated SoC implementation of the PicoSoc/PicoRV32
☆277Updated 5 years ago
Alternatives and similar repositories for raven-picorv32
Users that are interested in raven-picorv32 are comparing it to the libraries listed below
Sorting:
- ☆244Updated 2 years ago
- VeeR EL2 Core☆297Updated this week
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆440Updated 4 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆273Updated last week
- FuseSoC-based SoC for VeeR EH1 and EL2☆324Updated 9 months ago
- RISC-V CPU Core☆387Updated 3 months ago
- A simple, basic, formally verified UART controller☆311Updated last year
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆218Updated 5 years ago
- Basic RISC-V Test SoC☆144Updated 6 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆383Updated 2 weeks ago
- Verilog UART☆182Updated 12 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 6 years ago
- Bus bridges and other odds and ends☆589Updated 5 months ago
- A DDR3 memory controller in Verilog for various FPGAs☆516Updated 3 years ago
- Common SystemVerilog components☆660Updated last week
- A simple RISC-V processor for use in FPGA designs.☆279Updated last year
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆532Updated last month
- OpenXuantie - OpenE902 Core☆156Updated last year
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆513Updated 10 months ago
- Verilog implementation of a RISC-V core☆125Updated 6 years ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆187Updated 2 months ago
- CORE-V Family of RISC-V Cores☆299Updated 7 months ago
- Verilog Configurable Cache☆183Updated 10 months ago
- Opensource DDR3 Controller☆384Updated 3 months ago
- SystemRDL 2.0 language compiler front-end☆261Updated last week
- Functional verification project for the CORE-V family of RISC-V cores.☆599Updated last week
- Code used in☆196Updated 8 years ago
- ☆95Updated last month
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆349Updated 7 months ago
- UVM 1.2 port to Python☆253Updated 7 months ago