Silicon-validated SoC implementation of the PicoSoc/PicoRV32
☆299Jul 28, 2020Updated 6 years ago
Alternatives and similar repositories for raven-picorv32
Users that are interested in raven-picorv32 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Quad cluster of RISC-V cores with peripherals and local memory☆24Feb 3, 2022Updated 4 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,396Sep 7, 2026Updated 2 months ago
- ☆18Nov 4, 2024Updated 2 years ago
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆421Feb 26, 2025Updated last year
- Completed LDO Design for Skywaters 130nm☆21Feb 16, 2023Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆138Feb 22, 2022Updated 4 years ago
- RISC-V CPU Core☆454Jun 24, 2025Updated last year
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,165Updated this week
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆30Oct 3, 2023Updated 3 years ago
- ☆51Feb 7, 2025Updated last year
- 32-bit RISC-V system on chip for iCE40 FPGAs☆313May 25, 2023Updated 3 years ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆503May 8, 2026Updated 6 months ago
- An open-source static random access memory (SRAM) compiler.☆1,179Oct 29, 2026Updated last week
- Testbenches for HDL projects☆25Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Formulated testbench using System Verilog and UVM and verified I2C bus controller with APB interface☆15Dec 8, 2020Updated 5 years ago
- SERV - The SErial RISC-V CPU☆1,920Aug 25, 2026Updated 2 months ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,017Nov 15, 2024Updated last year
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,188Updated this week
- Qflow full end-to-end digital synthesis flow for ASIC designs☆236Oct 26, 2024Updated 2 years ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆2,000Mar 25, 2026Updated 7 months ago
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,855Mar 24, 2021Updated 5 years ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆342Dec 11, 2024Updated last year
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,307Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- VeeR EH1 core☆974Jul 16, 2026Updated 3 months ago
- USB 1.1 Device IP Core☆21Oct 1, 2017Updated 9 years ago
- 32-bit Superscalar RISC-V CPU☆1,331Sep 18, 2021Updated 5 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,638Updated this week
- Yosys Open SYnthesis Suite☆4,877Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,305Oct 13, 2026Updated 3 weeks ago
- Magic VLSI Layout Tool☆729Updated this week
- AMBA AXI VIP☆484Oct 1, 2026Updated last month
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆41Jun 2, 2021Updated 5 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Aug 28, 2019Updated 7 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 7 years ago
- A directory of Western Digital’s RISC-V SweRV Cores☆882Mar 26, 2020Updated 6 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆249Jul 16, 2023Updated 3 years ago
- Verilog library for ASIC and FPGA designers☆1,439May 8, 2024Updated 2 years ago
- Featherweight RISC-V implementation☆53Jan 17, 2022Updated 4 years ago
- A small, light weight, RISC CPU soft core☆1,596Sep 16, 2026Updated last month
Are these results useful?