efabless / raven-picorv32
Silicon-validated SoC implementation of the PicoSoc/PicoRV32
☆265Updated 4 years ago
Alternatives and similar repositories for raven-picorv32:
Users that are interested in raven-picorv32 are comparing it to the libraries listed below
- RISC-V CPU Core☆317Updated 9 months ago
- Common SystemVerilog components☆583Updated 2 weeks ago
- A DDR3 memory controller in Verilog for various FPGAs☆421Updated 3 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆210Updated 4 years ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆403Updated last month
- FuseSoC-based SoC for VeeR EH1 and EL2☆308Updated 3 months ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆312Updated 10 months ago
- VeeR EL2 Core☆266Updated this week
- Bus bridges and other odds and ends☆523Updated last month
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆459Updated last month
- ☆229Updated 2 years ago
- A simple, basic, formally verified UART controller☆290Updated last year
- Basic RISC-V Test SoC☆115Updated 5 years ago
- Opensource DDR3 Controller☆276Updated this week
- AXI interface modules for Cocotb☆242Updated last year
- A simple RISC-V processor for use in FPGA designs.☆269Updated 6 months ago
- Functional verification project for the CORE-V family of RISC-V cores.☆503Updated this week
- RISC-V Debug Support for our PULP RISC-V Cores☆246Updated 4 months ago
- UVM 1.2 port to Python☆249Updated last month
- AMBA AXI VIP☆385Updated 8 months ago
- A huge VHDL library for FPGA development☆378Updated this week
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆192Updated last year
- Verilog Configurable Cache☆172Updated 3 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆558Updated this week
- The UVM written in Python☆410Updated 2 months ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆479Updated 3 months ago
- Awesome ASIC design verification☆286Updated 3 years ago
- OpenXuantie - OpenE902 Core☆142Updated 8 months ago
- Various HDL (Verilog) IP Cores☆748Updated 3 years ago
- Verilog UART☆455Updated 2 weeks ago