Silicon-validated SoC implementation of the PicoSoc/PicoRV32
☆291Jul 28, 2020Updated 5 years ago
Alternatives and similar repositories for raven-picorv32
Users that are interested in raven-picorv32 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Quad cluster of RISC-V cores with peripherals and local memory☆24Feb 3, 2022Updated 4 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,217Jun 27, 2024Updated last year
- Completed LDO Design for Skywaters 130nm☆20Feb 16, 2023Updated 3 years ago
- ☆18Nov 4, 2024Updated last year
- 32-bit RISC-V microcontroller☆12Sep 11, 2021Updated 4 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,918Jun 11, 2026Updated last week
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆137Feb 22, 2022Updated 4 years ago
- RISC-V CPU Core☆436Jun 24, 2025Updated 11 months ago
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆398Feb 26, 2025Updated last year
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆30Oct 3, 2023Updated 2 years ago
- ☆51Feb 7, 2025Updated last year
- 32-bit RISC-V system on chip for iCE40 FPGAs☆316May 25, 2023Updated 3 years ago
- An open-source static random access memory (SRAM) compiler.☆1,074May 15, 2026Updated last month
- FuseSoC-based SoC for VeeR EH1 and EL2☆341Dec 11, 2024Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Testbenches for HDL projects☆23Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆982Nov 15, 2024Updated last year
- SERV - The SErial RISC-V CPU☆1,812Feb 19, 2026Updated 3 months ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆483May 8, 2026Updated last month
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆133Jun 9, 2026Updated last week
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,844Mar 24, 2021Updated 5 years ago
- VeeR EH1 core☆949May 29, 2023Updated 3 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆245Jul 16, 2023Updated 2 years ago
- Common SystemVerilog components☆757Jun 5, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,143Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,969Updated this week
- Magic VLSI Layout Tool☆658Updated this week
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 6 years ago
- ☆65Dec 16, 2018Updated 7 years ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,832Mar 25, 2026Updated 2 months ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆232Oct 26, 2024Updated last year
- 32-bit Superscalar RISC-V CPU☆1,259Sep 18, 2021Updated 4 years ago
- ASIC Design of the openSPARC Floating Point Unit☆17Mar 13, 2017Updated 9 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,570May 12, 2026Updated last month
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆130Aug 28, 2019Updated 6 years ago
- RISC-V CPU Core (RV32IM)☆1,737Sep 18, 2021Updated 4 years ago
- Using VexRiscv without installing Scala☆39Nov 10, 2021Updated 4 years ago
- Verilog library for ASIC and FPGA designers☆1,421May 8, 2024Updated 2 years ago
- Copyleftist's Standard Cell Library☆103May 2, 2024Updated 2 years ago
- WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.☆248Mar 4, 2026Updated 3 months ago