efabless / raven-picorv32View external linksLinks
Silicon-validated SoC implementation of the PicoSoc/PicoRV32
☆285Jul 28, 2020Updated 5 years ago
Alternatives and similar repositories for raven-picorv32
Users that are interested in raven-picorv32 are comparing it to the libraries listed below
Sorting:
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,945Jun 27, 2024Updated last year
- Quad cluster of RISC-V cores with peripherals and local memory☆24Feb 3, 2022Updated 4 years ago
- ☆17Nov 4, 2024Updated last year
- 32-bit RISC-V microcontroller☆12Sep 11, 2021Updated 4 years ago
- RISC-V CPU Core☆405Jun 24, 2025Updated 7 months ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆313May 25, 2023Updated 2 years ago
- Completed LDO Design for Skywaters 130nm☆19Feb 16, 2023Updated 3 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,764Feb 7, 2026Updated last week
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆378Feb 26, 2025Updated 11 months ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆962Nov 15, 2024Updated last year
- An open-source static random access memory (SRAM) compiler.☆1,002Jan 16, 2026Updated 3 weeks ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆137Feb 22, 2022Updated 3 years ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆335Dec 11, 2024Updated last year
- SERV - The SErial RISC-V CPU☆1,751Updated this week
- ☆51Feb 7, 2025Updated last year
- 32-bit Superscalar RISC-V CPU☆1,176Sep 18, 2021Updated 4 years ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆1,977Updated this week
- Common SystemVerilog components☆706Feb 6, 2026Updated last week
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆29Oct 3, 2023Updated 2 years ago
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,811Mar 24, 2021Updated 4 years ago
- Copyleftist's Standard Cell Library☆100May 2, 2024Updated last year
- Magic VLSI Layout Tool☆613Feb 7, 2026Updated last week
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆129Aug 28, 2019Updated 6 years ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆128Feb 3, 2026Updated last week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,797Updated this week
- RISC-V CPU Core (RV32IM)☆1,640Sep 18, 2021Updated 4 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆238Jul 16, 2023Updated 2 years ago
- LibreSilicon's Standard Cell Library Generator☆22Oct 30, 2025Updated 3 months ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,707Sep 15, 2025Updated 5 months ago
- Verilog library for ASIC and FPGA designers☆1,392May 8, 2024Updated last year
- VeeR EH1 core☆923May 29, 2023Updated 2 years ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆223Oct 26, 2024Updated last year
- Yosys Open SYnthesis Suite☆4,272Updated this week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,489Jan 7, 2026Updated last month
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Mar 28, 2025Updated 10 months ago
- A small, light weight, RISC CPU soft core☆1,507Dec 8, 2025Updated 2 months ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆460May 15, 2025Updated 9 months ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆682Jul 16, 2025Updated 6 months ago
- VeeR EL2 Core☆317Dec 29, 2025Updated last month