efabless / raven-picorv32Links
Silicon-validated SoC implementation of the PicoSoc/PicoRV32
☆275Updated 5 years ago
Alternatives and similar repositories for raven-picorv32
Users that are interested in raven-picorv32 are comparing it to the libraries listed below
Sorting:
- ☆245Updated 2 years ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆328Updated 10 months ago
- VeeR EL2 Core☆299Updated 2 weeks ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆217Updated 5 years ago
- RISC-V Debug Support for our PULP RISC-V Cores☆274Updated last week
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆444Updated 5 months ago
- RISC-V CPU Core☆389Updated 3 months ago
- Basic RISC-V Test SoC☆149Updated 6 years ago
- Verilog UART☆183Updated 12 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆387Updated last month
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆186Updated 3 weeks ago
- A DDR3 memory controller in Verilog for various FPGAs☆525Updated 4 years ago
- A simple, basic, formally verified UART controller☆311Updated last year
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆127Updated 6 years ago
- Bus bridges and other odds and ends☆593Updated 6 months ago
- Common SystemVerilog components☆665Updated 3 weeks ago
- OpenXuantie - OpenE902 Core☆157Updated last year
- ☆96Updated 2 months ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆515Updated 10 months ago
- Verilog implementation of a RISC-V core☆125Updated 7 years ago
- Verilog SDRAM memory controller☆348Updated 8 years ago
- Code used in☆197Updated 8 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆532Updated last month
- CORE-V Family of RISC-V Cores☆302Updated 8 months ago
- OpenXuantie - OpenE906 Core☆142Updated last year
- A simple RISC-V processor for use in FPGA designs.☆279Updated last year
- SpinalHDL-tutorial based on Jupyter Notebook☆141Updated last year
- A full-speed device-side USB peripheral core written in Verilog.☆236Updated 2 years ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆130Updated 5 years ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆201Updated last year