An open source GPU based off of the AMD Southern Islands ISA.
☆1,396Aug 18, 2025Updated 11 months ago
Alternatives and similar repositories for miaow
Users that are interested in miaow are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- OpenSource GPU, in Verilog, loosely based on RISC-V ISA☆1,354Nov 22, 2024Updated last year
- GPGPU microprocessor architecture☆2,211Nov 8, 2024Updated last year
- ☆2,167Updated this week
- GPL v3 2D/3D graphics engine in verilog☆701Aug 31, 2014Updated 11 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆932Jul 8, 2026Updated 2 weeks ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- RTL, Cmodel, and testbench for NVDLA☆2,125Mar 2, 2022Updated 4 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆120May 11, 2023Updated 3 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,030Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,280Jun 27, 2024Updated 2 years ago
- ☆233May 11, 2026Updated 2 months ago
- Rocket Chip Generator☆3,824Jun 2, 2026Updated last month
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆379Jul 12, 2017Updated 9 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,201Updated this week
- MIAOW2.0 FPGA implementable design☆12Oct 18, 2017Updated 8 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆990Nov 15, 2024Updated last year
- The OpenPiton Platform☆803Feb 25, 2026Updated 4 months ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,201Feb 11, 2026Updated 5 months ago
- mor1kx - an OpenRISC 1000 processor IP core☆587Jun 6, 2026Updated last month
- A directory of Western Digital’s RISC-V SweRV Cores☆882Mar 26, 2020Updated 6 years ago
- Verilog library for ASIC and FPGA designers☆1,435May 8, 2024Updated 2 years ago
- GPGPU-Sim provides a detailed simulation model of contemporary NVIDIA GPUs running CUDA and/or OpenCL workloads. It includes support for…☆1,676Feb 15, 2025Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,267May 29, 2026Updated last month
- Tile based architecture designed for computing efficiency, scalability and generality☆301Jun 16, 2026Updated last month
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- An open-source microcontroller system based on RISC-V☆1,055Feb 6, 2024Updated 2 years ago
- Yosys Open SYnthesis Suite☆4,623Updated this week
- A minimal GPU design in Verilog to learn how GPUs work from the ground up☆12,771Aug 18, 2024Updated last year
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,589May 12, 2026Updated 2 months ago
- VeeR EH1 core☆959Jul 16, 2026Updated last week
- A Linux-capable RISC-V multicore for and by the world☆823Jul 13, 2026Updated last week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,189Jul 15, 2026Updated last week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,631Updated this week
- 32-bit Superscalar RISC-V CPU☆1,283Sep 18, 2021Updated 4 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Chisel: A Modern Hardware Design Language☆4,737Updated this week
- A small, light weight, RISC CPU soft core☆1,568Dec 8, 2025Updated 7 months ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆237Dec 22, 2025Updated 7 months ago
- Experiments with fixed function renderers and ChiselHDL☆61Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆624Updated this week
- RISC-V CPU Core☆443Jun 24, 2025Updated last year
- RiscyOO: RISC-V Out-of-Order Processor☆170Jul 3, 2020Updated 6 years ago