An open source GPU based off of the AMD Southern Islands ISA.
☆1,413Aug 18, 2025Updated last year
Alternatives and similar repositories for miaow
Users that are interested in miaow are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- OpenSource GPU, in Verilog, loosely based on RISC-V ISA☆1,380Nov 22, 2024Updated last year
- GPGPU microprocessor architecture☆2,224Nov 8, 2024Updated last year
- ☆2,266Updated this week
- GPL v3 2D/3D graphics engine in verilog☆703Aug 31, 2014Updated 12 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆955Aug 18, 2026Updated last month
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- RTL, Cmodel, and testbench for NVDLA☆2,166Mar 2, 2022Updated 4 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆122May 11, 2023Updated 3 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,127Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,382Sep 7, 2026Updated 2 weeks ago
- Rocket Chip Generator☆3,868Sep 13, 2026Updated last week
- ☆241Aug 22, 2026Updated last month
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆384Jul 12, 2017Updated 9 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,240Sep 11, 2026Updated last week
- MIAOW2.0 FPGA implementable design☆12Oct 18, 2017Updated 8 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,002Nov 15, 2024Updated last year
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,268Updated this week
- The OpenPiton Platform☆828Feb 25, 2026Updated 6 months ago
- mor1kx - an OpenRISC 1000 processor IP core☆592Jun 6, 2026Updated 3 months ago
- A directory of Western Digital’s RISC-V SweRV Cores☆883Mar 26, 2020Updated 6 years ago
- Verilog library for ASIC and FPGA designers☆1,441May 8, 2024Updated 2 years ago
- GPGPU-Sim provides a detailed simulation model of contemporary NVIDIA GPUs running CUDA and/or OpenCL workloads. It includes support for…☆1,723Feb 15, 2025Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,293Aug 26, 2026Updated 3 weeks ago
- Tile based architecture designed for computing efficiency, scalability and generality☆303Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- An open-source microcontroller system based on RISC-V☆1,067Feb 6, 2024Updated 2 years ago
- Yosys Open SYnthesis Suite☆4,767Updated this week
- A minimal GPU design in Verilog to learn how GPUs work from the ground up☆13,012Aug 18, 2024Updated 2 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,610Sep 4, 2026Updated 2 weeks ago
- VeeR EH1 core☆970Jul 16, 2026Updated 2 months ago
- A Linux-capable RISC-V multicore for and by the world☆833Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,704Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,202Updated this week
- 32-bit Superscalar RISC-V CPU☆1,309Sep 18, 2021Updated 5 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Chisel: A Modern Hardware Design Language☆4,786Updated this week
- A small, light weight, RISC CPU soft core☆1,586Sep 16, 2026Updated last week
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆239Dec 22, 2025Updated 9 months ago
- Experiments with fixed function renderers and ChiselHDL☆61Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆638Sep 14, 2026Updated last week
- RISC-V CPU Core☆450Jun 24, 2025Updated last year
- RiscyOO: RISC-V Out-of-Order Processor☆170Jul 3, 2020Updated 6 years ago