An open source GPU based off of the AMD Southern Islands ISA.
☆1,408Aug 18, 2025Updated last year
Alternatives and similar repositories for miaow
Users that are interested in miaow are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- OpenSource GPU, in Verilog, loosely based on RISC-V ISA☆1,366Nov 22, 2024Updated last year
- GPGPU microprocessor architecture☆2,221Nov 8, 2024Updated last year
- ☆2,231Updated this week
- GPL v3 2D/3D graphics engine in verilog☆703Aug 31, 2014Updated 12 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆940Aug 18, 2026Updated 2 weeks ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- RTL, Cmodel, and testbench for NVDLA☆2,146Mar 2, 2022Updated 4 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆120May 11, 2023Updated 3 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,090Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,370Jul 31, 2026Updated last month
- ☆240Aug 22, 2026Updated last week
- Rocket Chip Generator☆3,855Jun 2, 2026Updated 3 months ago
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆383Jul 12, 2017Updated 9 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,228Updated this week
- MIAOW2.0 FPGA implementable design☆12Oct 18, 2017Updated 8 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆999Nov 15, 2024Updated last year
- The OpenPiton Platform☆811Feb 25, 2026Updated 6 months ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,239Updated this week
- mor1kx - an OpenRISC 1000 processor IP core☆588Jun 6, 2026Updated 2 months ago
- A directory of Western Digital’s RISC-V SweRV Cores☆882Mar 26, 2020Updated 6 years ago
- Verilog library for ASIC and FPGA designers☆1,436May 8, 2024Updated 2 years ago
- GPGPU-Sim provides a detailed simulation model of contemporary NVIDIA GPUs running CUDA and/or OpenCL workloads. It includes support for…☆1,706Feb 15, 2025Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,282Aug 26, 2026Updated last week
- Tile based architecture designed for computing efficiency, scalability and generality☆302Jul 27, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An open-source microcontroller system based on RISC-V☆1,064Feb 6, 2024Updated 2 years ago
- Yosys Open SYnthesis Suite☆4,727Updated this week
- A minimal GPU design in Verilog to learn how GPUs work from the ground up☆12,901Aug 18, 2024Updated 2 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,602Updated this week
- VeeR EH1 core☆966Jul 16, 2026Updated last month
- A Linux-capable RISC-V multicore for and by the world☆827Jul 13, 2026Updated last month
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,196Aug 18, 2026Updated 2 weeks ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,677Updated this week
- 32-bit Superscalar RISC-V CPU☆1,298Sep 18, 2021Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Chisel: A Modern Hardware Design Language☆4,773Updated this week
- A small, light weight, RISC CPU soft core☆1,579Aug 19, 2026Updated 2 weeks ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆237Dec 22, 2025Updated 8 months ago
- Experiments with fixed function renderers and ChiselHDL☆61Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆632Jul 24, 2026Updated last month
- RISC-V CPU Core☆445Jun 24, 2025Updated last year
- RiscyOO: RISC-V Out-of-Order Processor☆170Jul 3, 2020Updated 6 years ago