An open source GPU based off of the AMD Southern Islands ISA.
☆1,360Aug 18, 2025Updated 7 months ago
Alternatives and similar repositories for miaow
Users that are interested in miaow are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- OpenSource GPU, in Verilog, loosely based on RISC-V ISA☆1,302Nov 22, 2024Updated last year
- GPGPU microprocessor architecture☆2,186Nov 8, 2024Updated last year
- ☆1,961Updated this week
- GPL v3 2D/3D graphics engine in verilog☆694Aug 31, 2014Updated 11 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆880Apr 4, 2026Updated last week
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- RTL, Cmodel, and testbench for NVDLA☆2,053Mar 2, 2022Updated 4 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆118May 11, 2023Updated 2 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,886Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,092Jun 27, 2024Updated last year
- ☆220Feb 6, 2026Updated 2 months ago
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆372Jul 12, 2017Updated 8 years ago
- Rocket Chip Generator☆3,734Feb 25, 2026Updated last month
- MIAOW2.0 FPGA implementable design☆12Oct 18, 2017Updated 8 years ago
- An Example implementation of Open Source Graphics Accelerator, (A fixed point, fixed function pipeline GPU)☆76Jun 7, 2012Updated 13 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆976Nov 15, 2024Updated last year
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,106Feb 11, 2026Updated 2 months ago
- mor1kx - an OpenRISC 1000 processor IP core☆581Aug 21, 2025Updated 7 months ago
- The OpenPiton Platform☆780Feb 25, 2026Updated last month
- A minimal GPU design in Verilog to learn how GPUs work from the ground up☆12,136Aug 18, 2024Updated last year
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,125Mar 11, 2026Updated last month
- GPGPU-Sim provides a detailed simulation model of contemporary NVIDIA GPUs running CUDA and/or OpenCL workloads. It includes support for…☆1,617Feb 15, 2025Updated last year
- Verilog library for ASIC and FPGA designers☆1,408May 8, 2024Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,213May 26, 2025Updated 10 months ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Tile based architecture designed for computing efficiency, scalability and generality☆288Mar 30, 2026Updated 2 weeks ago
- Yosys Open SYnthesis Suite☆4,397Updated this week
- An open-source microcontroller system based on RISC-V☆1,023Feb 6, 2024Updated 2 years ago
- VeeR EH1 core☆935May 29, 2023Updated 2 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,527Jan 7, 2026Updated 3 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,546Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,162Feb 21, 2026Updated last month
- Chisel: A Modern Hardware Design Language☆4,633Updated this week
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆237Dec 22, 2025Updated 3 months ago
- Deploy open-source AI quickly and easily - Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A Linux-capable RISC-V multicore for and by the world☆790Updated this week
- A small, light weight, RISC CPU soft core☆1,536Dec 8, 2025Updated 4 months ago
- Experiments with fixed function renderers and Chisel HDL☆60Mar 31, 2019Updated 7 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆587Apr 7, 2026Updated last week
- 32-bit Superscalar RISC-V CPU☆1,223Sep 18, 2021Updated 4 years ago
- A directory of Western Digital’s RISC-V SweRV Cores☆882Mar 26, 2020Updated 6 years ago
- RISC-V CPU Core☆420Jun 24, 2025Updated 9 months ago