VerticalResearchGroup / miaowLinks
An open source GPU based off of the AMD Southern Islands ISA.
☆1,183Updated 7 years ago
Alternatives and similar repositories for miaow
Users that are interested in miaow are comparing it to the libraries listed below
Sorting:
- GPGPU microprocessor architecture☆2,090Updated 7 months ago
- OpenSource GPU, in Verilog, loosely based on RISC-V ISA☆1,014Updated 7 months ago
- An open-source microcontroller system based on RISC-V☆961Updated last year
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,923Updated last month
- ☆1,542Updated last week
- VeeR EH1 core☆883Updated 2 years ago
- GPL v3 2D/3D graphics engine in verilog☆667Updated 10 years ago
- The root repo for lowRISC project and FPGA demos.☆602Updated last year
- 32-bit Superscalar RISC-V CPU☆1,036Updated 3 years ago
- mor1kx - an OpenRISC 1000 processor IP core☆545Updated 2 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,568Updated last week
- educational microarchitectures for risc-v isa☆715Updated 3 months ago
- RISC-V Cores, SoC platforms and SoCs☆887Updated 4 years ago
- The OpenPiton Platform☆711Updated last month
- Verilog library for ASIC and FPGA designers☆1,300Updated last year
- chisel tutorial exercises and answers☆730Updated 3 years ago
- A directory of Western Digital’s RISC-V SweRV Cores☆869Updated 5 years ago
- The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux☆2,513Updated this week
- OpenXuantie - OpenC910 Core☆1,281Updated 11 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,080Updated 3 weeks ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,872Updated last week
- Random instruction generator for RISC-V processor verification☆1,135Updated 2 weeks ago
- Flexible Intermediate Representation for RTL☆745Updated 10 months ago
- A small, light weight, RISC CPU soft core☆1,420Updated 4 months ago
- RTL, Cmodel, and testbench for NVDLA☆1,899Updated 3 years ago
- Support for Rocket Chip on Zynq FPGAs☆409Updated 6 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆918Updated 7 months ago
- A Linux-capable RISC-V multicore for and by the world☆709Updated last month
- Digital Design with Chisel☆842Updated last month
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆667Updated 3 weeks ago