An open source GPU based off of the AMD Southern Islands ISA.
☆1,371Aug 18, 2025Updated 9 months ago
Alternatives and similar repositories for miaow
Users that are interested in miaow are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- OpenSource GPU, in Verilog, loosely based on RISC-V ISA☆1,317Nov 22, 2024Updated last year
- GPGPU microprocessor architecture☆2,191Nov 8, 2024Updated last year
- ☆2,026Updated this week
- GPL v3 2D/3D graphics engine in verilog☆701Aug 31, 2014Updated 11 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆905May 10, 2026Updated 2 weeks ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- RTL, Cmodel, and testbench for NVDLA☆2,085Mar 2, 2022Updated 4 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆117May 11, 2023Updated 3 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,947Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,149Jun 27, 2024Updated last year
- ☆221May 11, 2026Updated 2 weeks ago
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆378Jul 12, 2017Updated 8 years ago
- Rocket Chip Generator☆3,773Apr 21, 2026Updated last month
- MIAOW2.0 FPGA implementable design☆12Oct 18, 2017Updated 8 years ago
- An Example implementation of Open Source Graphics Accelerator, (A fixed point, fixed function pipeline GPU)☆76Jun 7, 2012Updated 13 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆981Nov 15, 2024Updated last year
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,146Feb 11, 2026Updated 3 months ago
- The OpenPiton Platform☆791Feb 25, 2026Updated 3 months ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,164Mar 11, 2026Updated 2 months ago
- mor1kx - an OpenRISC 1000 processor IP core☆583Aug 21, 2025Updated 9 months ago
- A minimal GPU design in Verilog to learn how GPUs work from the ground up☆12,420Aug 18, 2024Updated last year
- GPGPU-Sim provides a detailed simulation model of contemporary NVIDIA GPUs running CUDA and/or OpenCL workloads. It includes support for…☆1,637Feb 15, 2025Updated last year
- Verilog library for ASIC and FPGA designers☆1,419May 8, 2024Updated 2 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,235Apr 17, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Tile based architecture designed for computing efficiency, scalability and generality☆291Apr 30, 2026Updated 3 weeks ago
- Yosys Open SYnthesis Suite☆4,464Updated this week
- An open-source microcontroller system based on RISC-V☆1,036Feb 6, 2024Updated 2 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,553May 12, 2026Updated last week
- VeeR EH1 core☆945May 29, 2023Updated 2 years ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,175Feb 21, 2026Updated 3 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,581May 15, 2026Updated last week
- 32-bit Superscalar RISC-V CPU☆1,248Sep 18, 2021Updated 4 years ago
- Chisel: A Modern Hardware Design Language☆4,661May 17, 2026Updated last week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆237Dec 22, 2025Updated 5 months ago
- A Linux-capable RISC-V multicore for and by the world☆803Apr 24, 2026Updated last month
- A small, light weight, RISC CPU soft core☆1,540Dec 8, 2025Updated 5 months ago
- Experiments with fixed function renderers and Chisel HDL☆60Mar 31, 2019Updated 7 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆603May 7, 2026Updated 2 weeks ago
- A directory of Western Digital’s RISC-V SweRV Cores☆881Mar 26, 2020Updated 6 years ago
- RISC-V CPU Core☆432Jun 24, 2025Updated 11 months ago