VerticalResearchGroup / miaow

Related projects: ⓘ

• jbush001 / NyuziProcessor
  GPGPU microprocessor architecture
  ☆1,985Updated 4 months ago
• asicguy / gplgpu
  GPL v3 2D/3D graphics engine in verilog
  ☆655Updated 10 years ago
• vortexgpgpu / vortex
  ☆1,188Updated this week
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆1,684Updated last month
• pulp-platform / pulpino
  An open-source microcontroller system based on RISC-V
  ☆873Updated 7 months ago
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,155Updated 4 months ago
• sifive / freedom
  Source files for SiFive's Freedom platforms
  ☆1,107Updated 3 years ago
• hughperkins / VeriGPU
  OpenSource GPU, in Verilog, loosely based on RISC-V ISA
  ☆774Updated 2 months ago
• lowRISC / lowrisc-chip
  The root repo for lowRISC project and FPGA demos.
  ☆594Updated last year
• openhwgroup / cva6
  The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
  ☆2,213Updated last week
• darklife / darkriscv
  opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
  ☆2,075Updated this week
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆926Updated 2 months ago
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,419Updated 2 weeks ago
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆810Updated last year
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆674Updated last month
• westerndigitalcorporation / swerv_eh1
  A directory of Western Digital’s RISC-V SweRV Cores
  ☆854Updated 4 years ago
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,338Updated this week
• openrisc / mor1kx
  mor1kx - an OpenRISC 1000 processor IP core
  ☆485Updated last week
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,268Updated 3 weeks ago
• YosysHQ / picorv32
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆3,053Updated 2 months ago
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆840Updated 3 years ago
• nvdla / hw
  RTL, Cmodel, and testbench for NVDLA
  ☆1,712Updated 2 years ago
• riscv-software-src / riscv-tools
  RISC-V Tools (ISA Simulator and Tests)
  ☆1,141Updated last year
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆619Updated 8 months ago
• riscvarchive / riscv-cores-list
  RISC-V Cores, SoC platforms and SoCs
  ☆821Updated 3 years ago
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆1,572Updated this week
• ucb-bar / chisel-tutorial
  chisel tutorial exercises and answers
  ☆688Updated 2 years ago
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆997Updated 3 weeks ago
• chipsalliance / firrtl
  Flexible Intermediate Representation for RTL
  ☆720Updated 3 weeks ago
• ultraembedded / riscv
  RISC-V CPU Core (RV32IM)
  ☆1,199Updated 3 years ago