VerticalResearchGroup / miaowLinks
An open source GPU based off of the AMD Southern Islands ISA.
☆1,246Updated 2 months ago
Alternatives and similar repositories for miaow
Users that are interested in miaow are comparing it to the libraries listed below
Sorting:
- GPGPU microprocessor architecture☆2,131Updated 11 months ago
- OpenSource GPU, in Verilog, loosely based on RISC-V ISA☆1,106Updated 11 months ago
- GPL v3 2D/3D graphics engine in verilog☆680Updated 11 years ago
- ☆1,709Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,987Updated 5 months ago
- mor1kx - an OpenRISC 1000 processor IP core☆556Updated 2 months ago
- An open-source microcontroller system based on RISC-V☆981Updated last year
- Verilog library for ASIC and FPGA designers☆1,341Updated last year
- A small, light weight, RISC CPU soft core☆1,468Updated 2 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,130Updated 4 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,649Updated this week
- A directory of Western Digital’s RISC-V SweRV Cores☆872Updated 5 years ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆672Updated 3 months ago
- The root repo for lowRISC project and FPGA demos.☆600Updated 2 years ago
- educational microarchitectures for risc-v isa☆720Updated last month
- VeeR EH1 core☆901Updated 2 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,646Updated last month
- RISC-V Cores, SoC platforms and SoCs☆897Updated 4 years ago
- OpenXuantie - OpenC910 Core☆1,335Updated last year
- 32-bit Superscalar RISC-V CPU☆1,106Updated 4 years ago
- The OpenPiton Platform☆732Updated last month
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,897Updated this week
- Support for Rocket Chip on Zynq FPGAs☆411Updated 6 years ago
- Random instruction generator for RISC-V processor verification☆1,180Updated 3 weeks ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,999Updated 2 weeks ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,420Updated 3 months ago
- A Linux-capable RISC-V multicore for and by the world☆741Updated 2 weeks ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆936Updated 11 months ago
- Digital Design with Chisel☆863Updated last week
- chisel tutorial exercises and answers☆733Updated 3 years ago