Alternatives and similar repositories for wujian100_open:

Users that are interested in wujian100_open are comparing it to the libraries listed below

• SI-RISCV / e200_opensource
  Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2
  ☆2,649Updated 3 years ago
• riscv-mcu / e203_hbirdv2
  The Ultra-Low Power RISC-V Core
  ☆1,361Updated 3 months ago
• nvdla / hw
  RTL, Cmodel, and testbench for NVDLA
  ☆1,789Updated 2 years ago
• pConst / basic_verilog
  Must-have verilog systemverilog modules
  ☆1,691Updated 2 months ago
• OSCPU / NutShell
  RISC-V SoC designed by students in UCAS
  ☆1,420Updated 2 weeks ago
• cnrv / home
  为推广RISC-V尽些薄力
  ☆309Updated last year
• riscv-software-src / riscv-tools
  RISC-V Tools (ISA Simulator and Tests)
  ☆1,152Updated 2 years ago
• XUANTIE-RV / openc910
  OpenXuantie - OpenC910 Core
  ☆1,194Updated 6 months ago
• OpenXiangShan / XiangShan-doc
  Documentation for XiangShan
  ☆394Updated this week
• cnrv / riscv-soc-book
  关于RISC-V你所需要知道的一切
  ☆549Updated last year
• chipsalliance / rocket-chip
  Rocket Chip Generator
  ☆3,313Updated last month
• xupsh / pp4fpgas-cn
  中文版 Parallel Programming for FPGAs
  ☆714Updated 4 months ago
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,580Updated last year
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,545Updated 2 months ago
• SI-RISCV / hbird-e-sdk
  Deprecated, please go to https://github.com/riscv-mcu/hbird-sdk/
  ☆111Updated 3 years ago
• KastnerRG / riffa
  The RIFFA development repository
  ☆792Updated 7 months ago
• analogdevicesinc / hdl
  HDL libraries and projects
  ☆1,568Updated this week
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆1,784Updated 3 months ago
• darklife / darkriscv
  opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
  ☆2,173Updated last week
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆1,051Updated 4 months ago
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆1,721Updated this week
• sifive / freedom
  Source files for SiFive's Freedom platforms
  ☆1,113Updated 3 years ago
• riscvarchive / riscv-cores-list
  RISC-V Cores, SoC platforms and SoCs
  ☆855Updated 3 years ago
• eugene-tarassov / vivado-risc-v
  Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
  ☆887Updated this week
• ultraembedded / riscv
  RISC-V CPU Core (RV32IM)
  ☆1,325Updated 3 years ago
• ljgibbslf / SM3_core
  ☆139Updated 4 years ago
• jbush001 / NyuziProcessor
  GPGPU microprocessor architecture
  ☆2,033Updated 2 months ago
• SpinalHDL / SpinalHDL
  Scala based HDL
  ☆1,706Updated this week
• doonny / PipeCNN
  An OpenCL-based FPGA Accelerator for Convolutional Neural Networks
  ☆1,272Updated 2 years ago
• liangkangnan / tinyriscv
  A very simple and easy to understand RISC-V core.
  ☆1,146Updated last year