Alternatives and similar repositories for wujian100_open

Users that are interested in wujian100_open are comparing it to the libraries listed below

• SI-RISCV / e200_opensource
  Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2
  ☆2,713Updated 4 years ago
• riscv-mcu / e203_hbirdv2
  The Ultra-Low Power RISC-V Core
  ☆1,486Updated 7 months ago
• XUANTIE-RV / openc910
  OpenXuantie - OpenC910 Core
  ☆1,265Updated 10 months ago
• riscv-software-src / riscv-tools
  RISC-V Tools (ISA Simulator and Tests)
  ☆1,165Updated 2 years ago
• OSCPU / NutShell
  RISC-V SoC designed by students in UCAS
  ☆1,453Updated 4 months ago
• cnrv / home
  为推广RISC-V尽些薄力
  ☆312Updated last year
• liangkangnan / tinyriscv
  A very simple and easy to understand RISC-V core.
  ☆1,227Updated last year
• pConst / basic_verilog
  Must-have verilog systemverilog modules
  ☆1,764Updated last month
• nvdla / hw
  RTL, Cmodel, and testbench for NVDLA
  ☆1,871Updated 3 years ago
• riscvarchive / riscv-cores-list
  RISC-V Cores, SoC platforms and SoCs
  ☆875Updated 4 years ago
• darklife / darkriscv
  opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
  ☆2,299Updated last week
• cnrv / riscv-soc-book
  关于RISC-V你所需要知道的一切
  ☆557Updated 2 years ago
• chipsalliance / rocket-chip
  Rocket Chip Generator
  ☆3,437Updated 3 weeks ago
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆1,113Updated 3 months ago
• eugene-tarassov / vivado-risc-v
  Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
  ☆945Updated 2 weeks ago
• ultraembedded / riscv
  RISC-V CPU Core (RV32IM)
  ☆1,436Updated 3 years ago
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆1,836Updated last week
• xupsh / pp4fpgas-cn
  中文版 Parallel Programming for FPGAs
  ☆725Updated 8 months ago
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,709Updated 2 months ago
• freechipsproject / chisel-bootcamp
  Generator Bootcamp Material: Learn Chisel the Right Way
  ☆1,035Updated 8 months ago
• analogdevicesinc / hdl
  HDL libraries and projects
  ☆1,638Updated this week
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆1,886Updated last week
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,283Updated last year
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,272Updated last week
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,065Updated 3 months ago
• alexforencich / verilog-ethernet
  Verilog Ethernet components for FPGA implementation
  ☆2,546Updated 2 months ago
• OpenXiangShan / XiangShan-doc
  Documentation for XiangShan
  ☆413Updated this week
• openhwgroup / cva6
  The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
  ☆2,459Updated this week
• Xilinx / PYNQ
  Python Productivity for ZYNQ
  ☆2,127Updated 2 weeks ago
• SI-RISCV / hbird-e-sdk
  Deprecated, please go to https://github.com/riscv-mcu/hbird-sdk/
  ☆111Updated 4 years ago