IC design and development should be faster，simpler and more reliable
☆1,985Dec 31, 2021Updated 4 years ago
Alternatives and similar repositories for wujian100_open
Users that are interested in wujian100_open are comparing it to the libraries listed below
Sorting:
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,815Mar 24, 2021Updated 4 years ago
- The Ultra-Low Power RISC-V Core☆1,738Aug 6, 2025Updated 6 months ago
- RTL, Cmodel, and testbench for NVDLA☆2,027Mar 2, 2022Updated 4 years ago
- Must-have verilog systemverilog modules☆1,934Feb 19, 2026Updated last week
- VeeR EH1 core☆929May 29, 2023Updated 2 years ago
- OpenXuantie - OpenC910 Core☆1,391Jun 28, 2024Updated last year
- Open-source high-performance RISC-V processor☆6,885Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,986Jun 27, 2024Updated last year
- Rocket Chip Generator☆3,696Feb 25, 2026Updated last week
- OpenXuantie - OpenE902 Core☆173Jun 28, 2024Updated last year
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,493Jan 7, 2026Updated last month
- Verilog AXI components for FPGA implementation☆1,965Feb 27, 2025Updated last year
- AMBA bus lecture material☆512Jan 21, 2020Updated 6 years ago
- OpenTitan: Open source silicon root of trust☆3,152Feb 26, 2026Updated last week
- ☆145Oct 3, 2020Updated 5 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,828Feb 25, 2026Updated last week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,149Updated this week
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, op…☆113Sep 17, 2022Updated 3 years ago
- Verilog PCI express components☆1,541Apr 26, 2024Updated last year
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,032Feb 11, 2026Updated 3 weeks ago
- Verilog Ethernet components for FPGA implementation☆2,865Feb 27, 2025Updated last year
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,774Feb 17, 2026Updated 2 weeks ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,510Feb 25, 2026Updated last week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,190May 26, 2025Updated 9 months ago
- GPGPU microprocessor architecture☆2,179Nov 8, 2024Updated last year
- The RIFFA development repository☆865Jun 11, 2024Updated last year
- RISC-V Cores, SoC platforms and SoCs☆912Mar 26, 2021Updated 4 years ago
- HDL libraries and projects☆1,861Updated this week
- Random instruction generator for RISC-V processor verification☆1,257Oct 1, 2025Updated 5 months ago
- Chisel: A Modern Hardware Design Language☆4,598Updated this week
- A very simple and easy to understand RISC-V core.☆1,396Nov 9, 2023Updated 2 years ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆235Dec 22, 2025Updated 2 months ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆871Jan 31, 2026Updated last month
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,083Feb 5, 2026Updated last month
- OpenXuantie - OpenC906 Core☆391Jun 28, 2024Updated last year
- A small, light weight, RISC CPU soft core☆1,514Dec 8, 2025Updated 2 months ago
- 32-bit Superscalar RISC-V CPU☆1,179Sep 18, 2021Updated 4 years ago
- OpenXuantie - OpenE906 Core☆152Jun 28, 2024Updated last year
- Various HDL (Verilog) IP Cores☆876Jul 1, 2021Updated 4 years ago