XUANTIE-RV / wujian100_openLinks
IC design and development should be faster,simpler and more reliable
☆1,969Updated 3 years ago
Alternatives and similar repositories for wujian100_open
Users that are interested in wujian100_open are comparing it to the libraries listed below
Sorting:
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,753Updated 4 years ago
- The Ultra-Low Power RISC-V Core☆1,579Updated last month
- RISC-V SoC designed by students in UCAS☆1,476Updated last month
- Must-have verilog systemverilog modules☆1,832Updated last month
- RTL, Cmodel, and testbench for NVDLA☆1,918Updated 3 years ago
- RISC-V Tools (ISA Simulator and Tests)☆1,172Updated 2 years ago
- OpenXuantie - OpenC910 Core☆1,306Updated last year
- RISC-V Cores, SoC platforms and SoCs☆896Updated 4 years ago
- A very simple and easy to understand RISC-V core.☆1,298Updated last year
- 中文版 Parallel Programming for FPGAs☆745Updated last year
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆989Updated 3 weeks ago
- Rocket Chip Generator☆3,538Updated this week
- Verilog AXI components for FPGA implementation☆1,803Updated 6 months ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,394Updated last month
- Documentation for XiangShan☆423Updated 2 weeks ago
- RISC-V CPU Core (RV32IM)☆1,529Updated 3 years ago
- Verilog PCI express components☆1,418Updated last year
- 为推广RISC-V尽些薄力☆313Updated 2 years ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,065Updated 11 months ago
- Random instruction generator for RISC-V processor verification☆1,159Updated 3 months ago
- HDL libraries and projects☆1,727Updated this week
- The RIFFA development repository☆845Updated last year
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,963Updated 4 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,358Updated 3 weeks ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,646Updated last year
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,948Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,626Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,112Updated 3 months ago
- 关于RISC-V你所需要知道的一切☆561Updated 2 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,861Updated 2 months ago