Alternatives and similar repositories for wujian100_open

Users that are interested in wujian100_open are comparing it to the libraries listed below

• SI-RISCV / e200_opensource
  Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2
  ☆2,767Updated 4 years ago
• riscv-mcu / e203_hbirdv2
  The Ultra-Low Power RISC-V Core
  ☆1,610Updated last month
• OSCPU / NutShell
  RISC-V SoC designed by students in UCAS
  ☆1,480Updated last week
• pConst / basic_verilog
  Must-have verilog systemverilog modules
  ☆1,843Updated last month
• XUANTIE-RV / openc910
  OpenXuantie - OpenC910 Core
  ☆1,321Updated last year
• nvdla / hw
  RTL, Cmodel, and testbench for NVDLA
  ☆1,939Updated 3 years ago
• riscv-software-src / riscv-tools
  RISC-V Tools (ISA Simulator and Tests)
  ☆1,167Updated 2 years ago
• xupsh / pp4fpgas-cn
  中文版 Parallel Programming for FPGAs
  ☆749Updated last year
• riscvarchive / riscv-cores-list
  RISC-V Cores, SoC platforms and SoCs
  ☆898Updated 4 years ago
• eugene-tarassov / vivado-risc-v
  Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
  ☆991Updated last month
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆1,973Updated last week
• chipsalliance / rocket-chip
  Rocket Chip Generator
  ☆3,556Updated 3 weeks ago
• liangkangnan / tinyriscv
  A very simple and easy to understand RISC-V core.
  ☆1,303Updated last year
• cnrv / home
  为推广RISC-V尽些薄力
  ☆313Updated 2 years ago
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,816Updated 7 months ago
• freechipsproject / chisel-bootcamp
  Generator Bootcamp Material: Learn Chisel the Right Way
  ☆1,069Updated last year
• analogdevicesinc / hdl
  HDL libraries and projects
  ☆1,744Updated this week
• KastnerRG / riffa
  The RIFFA development repository
  ☆849Updated last year
• OpenXiangShan / XiangShan-doc
  Documentation for XiangShan
  ☆425Updated last week
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆1,171Updated 3 months ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,377Updated this week
• ultraembedded / riscv
  RISC-V CPU Core (RV32IM)
  ☆1,538Updated 4 years ago
• darklife / darkriscv
  opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
  ☆2,409Updated 2 months ago
• dtysky / FPGA-Imaging-Library
  An open source library for image processing on FPGA.
  ☆605Updated 10 years ago
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,432Updated last year
• xiaop1 / Verilog-Practice
  HDLBits website practices & solutions
  ☆750Updated last year
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,881Updated 2 months ago
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆1,976Updated 4 months ago
• sin-x / FPGA
  数字IC相关资料
  ☆1,264Updated 2 months ago
• cnrv / riscv-soc-book
  关于RISC-V你所需要知道的一切
  ☆561Updated 2 years ago