IC design and development should be faster，simpler and more reliable
☆2,031Dec 31, 2021Updated 4 years ago
Alternatives and similar repositories for wujian100_open
Users that are interested in wujian100_open are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,855Mar 24, 2021Updated 5 years ago
- The Ultra-Low Power RISC-V Core☆1,969Sep 25, 2026Updated last month
- RTL, Cmodel, and testbench for NVDLA☆2,195Mar 2, 2022Updated 4 years ago
- Must-have verilog systemverilog modules☆2,030Mar 12, 2026Updated 7 months ago
- OpenXuantie - OpenC910 Core☆1,488Jun 28, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- OpenXuantie - OpenE902 Core☆180Jun 28, 2024Updated 2 years ago
- VeeR EH1 core☆971Jul 16, 2026Updated 3 months ago
- Rocket Chip Generator☆3,895Sep 13, 2026Updated last month
- Open-source high-performance RISC-V processor☆7,359Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,398Sep 7, 2026Updated last month
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,632Oct 12, 2026Updated 3 weeks ago
- Verilog AXI components for FPGA implementation☆2,168Feb 27, 2025Updated last year
- OpenTitan: Open source silicon root of trust☆3,725Updated this week
- ☆146Oct 3, 2020Updated 6 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- AMBA bus lecture material☆562Jan 21, 2020Updated 6 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, op…☆112Sep 17, 2022Updated 4 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,184Updated this week
- Source files for SiFive's Freedom platforms☆1,148Jul 17, 2026Updated 3 months ago
- Verilog PCI express components☆1,675Apr 26, 2024Updated 2 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,301Oct 13, 2026Updated 3 weeks ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,442Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,742Updated this week
- GPGPU microprocessor architecture☆2,232Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,316Updated this week
- Verilog Ethernet components for FPGA implementation☆3,142Feb 27, 2025Updated last year
- Random instruction generator for RISC-V processor verification☆1,375Updated this week
- A small, light weight, RISC CPU soft core☆1,597Sep 16, 2026Updated last month
- OpenXuantie - OpenE906 Core☆180Jun 28, 2024Updated 2 years ago
- A very simple and easy to understand RISC-V core.☆1,561Nov 9, 2023Updated 2 years ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,147Updated this week
- OpenXuantie - OpenC906 Core☆425Jun 28, 2024Updated 2 years ago
- RISC-V Cores, SoC platforms and SoCs☆930Mar 26, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The RIFFA development repository☆882Jun 11, 2024Updated 2 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,275Oct 8, 2026Updated 3 weeks ago
- HDL libraries and projects☆2,049Updated this week
- Chisel: A Modern Hardware Design Language☆4,826Updated this week
- open-source IEEE 802.11 WiFi baseband FPGA (chip) design: driver, software☆4,857Oct 22, 2026Updated last week
- 32-bit Superscalar RISC-V CPU☆1,329Sep 18, 2021Updated 5 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆970Oct 26, 2026Updated last week