IC design and development should be faster，simpler and more reliable
☆1,986Dec 31, 2021Updated 4 years ago
Alternatives and similar repositories for wujian100_open
Users that are interested in wujian100_open are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,827Mar 24, 2021Updated 5 years ago
- The Ultra-Low Power RISC-V Core☆1,774Aug 6, 2025Updated 7 months ago
- RTL, Cmodel, and testbench for NVDLA☆2,037Mar 2, 2022Updated 4 years ago
- Must-have verilog systemverilog modules☆1,940Mar 12, 2026Updated last week
- OpenXuantie - OpenE902 Core☆172Jun 28, 2024Updated last year
- Open-source high-performance RISC-V processor☆6,915Updated this week
- VeeR EH1 core☆931May 29, 2023Updated 2 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,044Jun 27, 2024Updated last year
- OpenXuantie - OpenC910 Core☆1,401Jun 28, 2024Updated last year
- Rocket Chip Generator☆3,722Feb 25, 2026Updated 3 weeks ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,501Jan 7, 2026Updated 2 months ago
- AMBA bus lecture material☆520Jan 21, 2020Updated 6 years ago
- Verilog AXI components for FPGA implementation☆1,987Feb 27, 2025Updated last year
- ☆145Oct 3, 2020Updated 5 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, op…☆113Sep 17, 2022Updated 3 years ago
- OpenTitan: Open source silicon root of trust☆3,238Mar 17, 2026Updated last week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,851Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,183Mar 17, 2026Updated last week
- GPGPU microprocessor architecture☆2,179Nov 8, 2024Updated last year
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,075Feb 11, 2026Updated last month
- Verilog PCI express components☆1,553Apr 26, 2024Updated last year
- Verilog Ethernet components for FPGA implementation☆2,891Feb 27, 2025Updated last year
- The RIFFA development repository☆867Jun 11, 2024Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,197May 26, 2025Updated 9 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,528Mar 18, 2026Updated last week
- A very simple and easy to understand RISC-V core.☆1,428Nov 9, 2023Updated 2 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,804Feb 17, 2026Updated last month
- RISC-V Cores, SoC platforms and SoCs☆918Mar 26, 2021Updated 4 years ago
- Random instruction generator for RISC-V processor verification☆1,265Mar 5, 2026Updated 2 weeks ago
- A small, light weight, RISC CPU soft core☆1,526Dec 8, 2025Updated 3 months ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,111Mar 11, 2026Updated 2 weeks ago
- Chisel: A Modern Hardware Design Language☆4,615Updated this week
- HDL libraries and projects☆1,878Updated this week
- OpenXuantie - OpenC906 Core☆393Jun 28, 2024Updated last year
- OpenXuantie - OpenE906 Core☆156Jun 28, 2024Updated last year
- open-source IEEE 802.11 WiFi baseband FPGA (chip) design: driver, software☆4,547Feb 19, 2026Updated last month
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆235Dec 22, 2025Updated 3 months ago
- AMBA AXI VIP☆449Jun 28, 2024Updated last year
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆878Mar 16, 2026Updated last week