chipsalliance / Cores-VeeR-EL2View external linksLinks
VeeR EL2 Core
☆317Dec 29, 2025Updated last month
Alternatives and similar repositories for Cores-VeeR-EL2
Users that are interested in Cores-VeeR-EL2 are comparing it to the libraries listed below
Sorting:
- ☆258Dec 22, 2022Updated 3 years ago
- VeeR EH1 core☆923May 29, 2023Updated 2 years ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆335Dec 11, 2024Updated last year
- FPGA reference design for the the Swerv EH1 Core☆72Dec 10, 2019Updated 6 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆258Nov 6, 2024Updated last year
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆963Nov 15, 2024Updated last year
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆155Oct 31, 2024Updated last year
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,764Updated this week
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆223Jan 11, 2026Updated last month
- 32-bit Superscalar RISC-V CPU☆1,178Sep 18, 2021Updated 4 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,183May 26, 2025Updated 8 months ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆196Updated this week
- Functional verification project for the CORE-V family of RISC-V cores.☆656Updated this week
- FuseSoC standard core library☆153Dec 8, 2025Updated 2 months ago
- ☆151Oct 6, 2023Updated 2 years ago
- SERV - The SErial RISC-V CPU☆1,751Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,797Updated this week
- pulp_soc is the core building component of PULP based SoCs☆82Mar 10, 2025Updated 11 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆294Feb 4, 2026Updated last week
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆223Aug 25, 2020Updated 5 years ago
- Common SystemVerilog components☆708Feb 6, 2026Updated last week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,492Updated this week
- ☆306Jan 23, 2026Updated 3 weeks ago
- A Linux-capable RISC-V multicore for and by the world☆761Feb 9, 2026Updated last week
- RISC-V CPU Core☆405Jun 24, 2025Updated 7 months ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,149Dec 25, 2025Updated last month
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆487Nov 27, 2025Updated 2 months ago
- SDK Firmware infrastructure, contain RTOS Abstraction Layer, demos, SweRV Processor Support Package, and more ...☆30Dec 9, 2021Updated 4 years ago
- A directory of Western Digital’s RISC-V SweRV Cores☆881Mar 26, 2020Updated 5 years ago
- The OpenPiton Platform☆769Sep 24, 2025Updated 4 months ago
- RISC-V Formal Verification Framework☆624Apr 6, 2022Updated 3 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆569Oct 21, 2025Updated 3 months ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆26Aug 16, 2023Updated 2 years ago
- Random instruction generator for RISC-V processor verification☆1,252Oct 1, 2025Updated 4 months ago
- DUTH RISC-V Superscalar Microprocessor☆33Oct 23, 2024Updated last year
- ☆148Feb 29, 2024Updated last year
- RiscyOO: RISC-V Out-of-Order Processor☆170Jul 3, 2020Updated 5 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆184May 8, 2025Updated 9 months ago