VeeR EL2 Core
☆344Aug 22, 2026Updated this week
Alternatives and similar repositories for Cores-VeeR-EL2
Users that are interested in Cores-VeeR-EL2 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- VeeR EH2 core☆276Jul 20, 2026Updated last month
- VeeR EH1 core☆962Jul 16, 2026Updated last month
- FuseSoC-based SoC for VeeR EH1 and EL2☆342Dec 11, 2024Updated last year
- FPGA reference design for the the Swerv EH1 Core☆71Dec 10, 2019Updated 6 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆277Nov 6, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆160Oct 31, 2024Updated last year
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆997Nov 15, 2024Updated last year
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,023Updated this week
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆230Jan 11, 2026Updated 7 months ago
- 32-bit Superscalar RISC-V CPU☆1,290Sep 18, 2021Updated 4 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆27Aug 16, 2023Updated 3 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,277May 29, 2026Updated 2 months ago
- ☆157Oct 6, 2023Updated 2 years ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆211Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Functional verification project for the CORE-V family of RISC-V cores.☆711Aug 13, 2026Updated last week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,073Updated this week
- SDK Firmware infrastructure, contain RTOS Abstraction Layer, demos, SweRV Processor Support Package, and more ...☆33Dec 9, 2021Updated 4 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆236Aug 25, 2020Updated 5 years ago
- SERV - The SErial RISC-V CPU☆1,869Jul 10, 2026Updated last month
- ☆324Jan 23, 2026Updated 7 months ago
- A directory of Western Digital’s RISC-V SweRV Cores☆882Mar 26, 2020Updated 6 years ago
- Common SystemVerilog components☆788Updated this week
- RISC-V CPU Core☆444Jun 24, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- FuseSoC standard core library☆169Updated this week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆538Updated this week
- A Linux-capable RISC-V multicore for and by the world☆827Jul 13, 2026Updated last month
- RISC-V Debug Support for our PULP RISC-V Cores☆323Aug 12, 2026Updated last week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,195Updated this week
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- The OpenPiton Platform☆810Feb 25, 2026Updated 5 months ago
- RISC-V Formal Verification Framework☆634Apr 6, 2022Updated 4 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,663Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- RISC-V Cores, SoC platforms and SoCs☆927Mar 26, 2021Updated 5 years ago
- mor1kx - an OpenRISC 1000 processor IP core☆586Jun 6, 2026Updated 2 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆191Apr 4, 2026Updated 4 months ago
- Random instruction generator for RISC-V processor verification☆1,347Apr 3, 2026Updated 4 months ago
- RiscyOO: RISC-V Out-of-Order Processor☆170Jul 3, 2020Updated 6 years ago
- pulp_soc is the core building component of PULP based SoCs☆85Jul 17, 2026Updated last month
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆632Jul 24, 2026Updated last month