chipsalliance / Cores-VeeR-EL2Links
VeeR EL2 Core
☆278Updated last week
Alternatives and similar repositories for Cores-VeeR-EL2
Users that are interested in Cores-VeeR-EL2 are comparing it to the libraries listed below
Sorting:
- FuseSoC-based SoC for VeeR EH1 and EL2☆320Updated 5 months ago
- ☆238Updated 2 years ago
- Functional verification project for the CORE-V family of RISC-V cores.☆545Updated 2 weeks ago
- RISC-V Debug Support for our PULP RISC-V Cores☆257Updated last month
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆214Updated last week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆497Updated 3 months ago
- RISC-V CPU Core☆327Updated 11 months ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆177Updated last month
- Common SystemVerilog components☆623Updated this week
- Instruction Set Generator initially contributed by Futurewei☆284Updated last year
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆238Updated 6 months ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆229Updated 6 months ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆269Updated 4 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆214Updated 4 years ago
- CORE-V Family of RISC-V Cores☆269Updated 3 months ago
- RISC-V Torture Test☆195Updated 10 months ago
- ☆288Updated 2 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆257Updated 2 weeks ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆138Updated 8 months ago
- ☆326Updated 8 months ago
- Network on Chip Implementation written in SytemVerilog☆175Updated 2 years ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆426Updated 2 weeks ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆281Updated 2 weeks ago
- A Fast, Low-Overhead On-chip Network☆207Updated this week
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆231Updated 9 months ago
- Verilog Configurable Cache☆178Updated 6 months ago
- ☆175Updated last year
- Basic RISC-V Test SoC☆125Updated 6 years ago
- SystemC/TLM-2.0 Co-simulation framework☆247Updated last week
- Test suite designed to check compliance with the SystemVerilog standard.☆324Updated this week