VeeR EL2 Core
☆349Oct 25, 2026Updated this week
Alternatives and similar repositories for Cores-VeeR-EL2
Users that are interested in Cores-VeeR-EL2 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- VeeR EH2 core☆283Oct 6, 2026Updated 2 weeks ago
- VeeR EH1 core☆971Jul 16, 2026Updated 3 months ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆343Dec 11, 2024Updated last year
- FPGA reference design for the the Swerv EH1 Core☆72Dec 10, 2019Updated 6 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆163Oct 31, 2024Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,010Nov 15, 2024Updated last year
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆287Nov 6, 2024Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,317Updated this week
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,135Updated this week
- 32-bit Superscalar RISC-V CPU☆1,323Sep 18, 2021Updated 5 years ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆214Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,168Updated this week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆557Oct 16, 2026Updated last week
- Functional verification project for the CORE-V family of RISC-V cores.☆733Updated this week
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆159Oct 6, 2023Updated 3 years ago
- A Linux-capable RISC-V multicore for and by the world☆840Oct 14, 2026Updated last week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆27Aug 16, 2023Updated 3 years ago
- Common SystemVerilog components☆810Sep 18, 2026Updated last month
- SERV - The SErial RISC-V CPU☆1,907Aug 25, 2026Updated 2 months ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆232Jan 11, 2026Updated 9 months ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆239Aug 25, 2020Updated 6 years ago
- The OpenPiton Platform☆836Feb 25, 2026Updated 8 months ago
- SDK Firmware infrastructure, contain RTOS Abstraction Layer, demos, SweRV Processor Support Package, and more ...☆34Dec 9, 2021Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆19Oct 2, 2026Updated 3 weeks ago
- ☆328Jan 23, 2026Updated 9 months ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,215Updated this week
- Random instruction generator for RISC-V processor verification☆1,370Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆646Sep 14, 2026Updated last month
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆192Apr 4, 2026Updated 6 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,735Sep 24, 2026Updated last month
- FuseSoC standard core library☆172Updated this week
- A directory of Western Digital’s RISC-V SweRV Cores☆884Mar 26, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆139Jul 11, 2025Updated last year
- RISC-V Debug Support for our PULP RISC-V Cores☆332Sep 15, 2026Updated last month
- pulp_soc is the core building component of PULP based SoCs☆86Jul 17, 2026Updated 3 months ago
- RISC-V CPU Core☆454Jun 24, 2025Updated last year
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆329Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆691Updated this week