GPGPU microprocessor architecture
☆2,204Nov 8, 2024Updated last year
Alternatives and similar repositories for NyuziProcessor
Users that are interested in NyuziProcessor are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An open source GPU based off of the AMD Southern Islands ISA.☆1,386Aug 18, 2025Updated 10 months ago
- ☆2,134Updated this week
- Port of LLVM/Clang C compiler to Nyuzi parallel processor architecture☆65Dec 4, 2022Updated 3 years ago
- OpenSource GPU, in Verilog, loosely based on RISC-V ISA☆1,345Nov 22, 2024Updated last year
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,185Feb 11, 2026Updated 4 months ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- RTL, Cmodel, and testbench for NVDLA☆2,114Mar 2, 2022Updated 4 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆922Jun 27, 2026Updated last week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,997Updated this week
- GPL v3 2D/3D graphics engine in verilog☆701Aug 31, 2014Updated 11 years ago
- A small, light weight, RISC CPU soft core☆1,559Dec 8, 2025Updated 7 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,248Jun 27, 2024Updated 2 years ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,183Jun 29, 2026Updated last week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,579May 12, 2026Updated last month
- The OpenPiton Platform☆800Feb 25, 2026Updated 4 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- GPGPU-Sim provides a detailed simulation model of contemporary NVIDIA GPUs running CUDA and/or OpenCL workloads. It includes support for…☆1,657Feb 15, 2025Updated last year
- Rocket Chip Generator☆3,803Jun 2, 2026Updated last month
- Must-have verilog systemverilog modules☆1,989Mar 12, 2026Updated 3 months ago
- Chisel: A Modern Hardware Design Language☆4,711Updated this week
- A Linux-capable RISC-V multicore for and by the world☆815Jun 5, 2026Updated last month
- Verilog library for ASIC and FPGA designers☆1,431May 8, 2024Updated 2 years ago
- Build your hardware, easily!☆3,978Updated this week
- Yosys Open SYnthesis Suite☆4,566Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆988Nov 15, 2024Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- SERV - The SErial RISC-V CPU☆1,826Jun 17, 2026Updated 3 weeks ago
- An open-source microcontroller system based on RISC-V☆1,047Feb 6, 2024Updated 2 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,194Jun 26, 2026Updated last week
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆236Aug 25, 2020Updated 5 years ago
- 32-bit Superscalar RISC-V CPU☆1,270Sep 18, 2021Updated 4 years ago
- Tile based architecture designed for computing efficiency, scalability and generality☆299Jun 16, 2026Updated 3 weeks ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,258May 29, 2026Updated last month
- Package manager and build abstraction tool for FPGA/ASIC development☆1,429Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,616Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆120May 11, 2023Updated 3 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,309Jun 26, 2026Updated last week
- VRoom! RISC-V CPU☆521Sep 2, 2024Updated last year
- Parallel Array of Simple Cores. Multicore processor.☆101May 16, 2019Updated 7 years ago
- VeeR EH1 core☆952May 29, 2023Updated 3 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,944Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆673Updated this week