jbush001 / NyuziProcessorView external linksLinks
GPGPU microprocessor architecture
☆2,177Nov 8, 2024Updated last year
Alternatives and similar repositories for NyuziProcessor
Users that are interested in NyuziProcessor are comparing it to the libraries listed below
Sorting:
- An open source GPU based off of the AMD Southern Islands ISA.☆1,319Aug 18, 2025Updated 5 months ago
- ☆1,885Feb 8, 2026Updated last week
- OpenSource GPU, in Verilog, loosely based on RISC-V ISA☆1,249Nov 22, 2024Updated last year
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,008Dec 15, 2025Updated 2 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,797Updated this week
- GPL v3 2D/3D graphics engine in verilog☆687Aug 31, 2014Updated 11 years ago
- RTL, Cmodel, and testbench for NVDLA☆2,023Mar 2, 2022Updated 3 years ago
- Port of LLVM/Clang C compiler to Nyuzi parallel processor architecture☆65Dec 4, 2022Updated 3 years ago
- A small, light weight, RISC CPU soft core☆1,507Dec 8, 2025Updated 2 months ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆867Jan 31, 2026Updated 2 weeks ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,945Jun 27, 2024Updated last year
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,149Dec 25, 2025Updated last month
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,489Jan 7, 2026Updated last month
- The OpenPiton Platform☆769Sep 24, 2025Updated 4 months ago
- Verilog library for ASIC and FPGA designers☆1,392May 8, 2024Updated last year
- Build your hardware, easily!☆3,722Updated this week
- Rocket Chip Generator☆3,677Jan 9, 2026Updated last month
- Yosys Open SYnthesis Suite☆4,272Updated this week
- A Linux-capable RISC-V multicore for and by the world☆761Updated this week
- SERV - The SErial RISC-V CPU☆1,751Updated this week
- GPGPU-Sim provides a detailed simulation model of contemporary NVIDIA GPUs running CUDA and/or OpenCL workloads. It includes support for…☆1,574Feb 15, 2025Updated last year
- Chisel: A Modern Hardware Design Language☆4,567Updated this week
- An open-source microcontroller system based on RISC-V☆1,007Feb 6, 2024Updated 2 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,072Feb 5, 2026Updated last week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆962Nov 15, 2024Updated last year
- Package manager and build abstraction tool for FPGA/ASIC development☆1,387Updated this week
- 32-bit Superscalar RISC-V CPU☆1,176Sep 18, 2021Updated 4 years ago
- Must-have verilog systemverilog modules☆1,926Aug 2, 2025Updated 6 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,183May 26, 2025Updated 8 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,138Updated this week
- Tile based architecture designed for computing efficiency, scalability and generality☆276Jan 10, 2026Updated last month
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,492Updated this week
- VeeR EH1 core☆923May 29, 2023Updated 2 years ago
- VRoom! RISC-V CPU☆516Sep 2, 2024Updated last year
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,764Feb 7, 2026Updated last week
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,199Updated this week
- Parallel Array of Simple Cores. Multicore processor.☆100May 16, 2019Updated 6 years ago
- Scala based HDL☆1,922Updated this week
- mor1kx - an OpenRISC 1000 processor IP core☆574Aug 21, 2025Updated 5 months ago