GPGPU microprocessor architecture
☆2,216Nov 8, 2024Updated last year
Alternatives and similar repositories for NyuziProcessor
Users that are interested in NyuziProcessor are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An open source GPU based off of the AMD Southern Islands ISA.☆1,403Aug 18, 2025Updated 11 months ago
- ☆2,210Updated this week
- Port of LLVM/Clang C compiler to Nyuzi parallel processor architecture☆66Dec 4, 2022Updated 3 years ago
- OpenSource GPU, in Verilog, loosely based on RISC-V ISA☆1,360Nov 22, 2024Updated last year
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,227Feb 11, 2026Updated 6 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- GPL v3 2D/3D graphics engine in verilog☆702Aug 31, 2014Updated 11 years ago
- RTL, Cmodel, and testbench for NVDLA☆2,137Mar 2, 2022Updated 4 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆939Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,067Updated this week
- A small, light weight, RISC CPU soft core☆1,574Dec 8, 2025Updated 8 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,339Jul 31, 2026Updated 2 weeks ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,192Updated this week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,598May 12, 2026Updated 3 months ago
- The OpenPiton Platform☆810Feb 25, 2026Updated 5 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Rocket Chip Generator☆3,846Jun 2, 2026Updated 2 months ago
- GPGPU-Sim provides a detailed simulation model of contemporary NVIDIA GPUs running CUDA and/or OpenCL workloads. It includes support for…☆1,697Feb 15, 2025Updated last year
- Chisel: A Modern Hardware Design Language☆4,760Updated this week
- Must-have verilog systemverilog modules☆2,008Mar 12, 2026Updated 5 months ago
- A Linux-capable RISC-V multicore for and by the world☆826Jul 13, 2026Updated last month
- Verilog library for ASIC and FPGA designers☆1,436May 8, 2024Updated 2 years ago
- Build your hardware, easily!☆4,049Aug 6, 2026Updated last week
- Yosys Open SYnthesis Suite☆4,681Updated this week
- A directory of Western Digital’s RISC-V SweRV Cores☆882Mar 26, 2020Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆995Nov 15, 2024Updated last year
- An open-source microcontroller system based on RISC-V☆1,059Feb 6, 2024Updated 2 years ago
- SERV - The SErial RISC-V CPU☆1,862Jul 10, 2026Updated last month
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆236Aug 25, 2020Updated 5 years ago
- Tile based architecture designed for computing efficiency, scalability and generality☆302Jul 27, 2026Updated 3 weeks ago
- 32-bit Superscalar RISC-V CPU☆1,290Sep 18, 2021Updated 4 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,218Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,275May 29, 2026Updated 2 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,659Aug 5, 2026Updated last week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Package manager and build abstraction tool for FPGA/ASIC development☆1,450Aug 11, 2026Updated last week
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆120May 11, 2023Updated 3 years ago
- Parallel Array of Simple Cores. Multicore processor.☆101May 16, 2019Updated 7 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,357Updated this week
- VRoom! RISC-V CPU☆522Sep 2, 2024Updated last year
- BaseJump STL: A Standard Template Library for SystemVerilog☆680Jul 7, 2026Updated last month
- VeeR EH1 core☆960Jul 16, 2026Updated last month