jbush001 / NyuziProcessorLinks
GPGPU microprocessor architecture
☆2,102Updated 9 months ago
Alternatives and similar repositories for NyuziProcessor
Users that are interested in NyuziProcessor are comparing it to the libraries listed below
Sorting:
- An open source GPU based off of the AMD Southern Islands ISA.☆1,215Updated 7 years ago
- ☆1,629Updated this week
- A small, light weight, RISC CPU soft core☆1,449Updated last week
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,956Updated 3 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,588Updated last week
- Verilog library for ASIC and FPGA designers☆1,330Updated last year
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,391Updated last month
- An open-source microcontroller system based on RISC-V☆971Updated last year
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,846Updated last month
- OpenSource GPU, in Verilog, loosely based on RISC-V ISA☆1,062Updated 9 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,937Updated this week
- VeeR EH1 core☆889Updated 2 years ago
- GPL v3 2D/3D graphics engine in verilog☆670Updated 10 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,629Updated last year
- educational microarchitectures for risc-v isa☆719Updated 5 months ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,097Updated 5 months ago
- RISC-V Tools (ISA Simulator and Tests)☆1,171Updated 2 years ago
- RISC-V Cores, SoC platforms and SoCs☆895Updated 4 years ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆674Updated last month
- 32-bit Superscalar RISC-V CPU☆1,086Updated 3 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,609Updated 2 weeks ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,132Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,109Updated 2 months ago
- RTL, Cmodel, and testbench for NVDLA☆1,915Updated 3 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,325Updated this week
- Rocket Chip Generator☆3,521Updated 2 months ago
- The OpenPiton Platform☆727Updated last month
- mor1kx - an OpenRISC 1000 processor IP core☆550Updated this week
- OpenXuantie - OpenC910 Core☆1,300Updated last year
- SERV - The SErial RISC-V CPU☆1,630Updated 2 months ago