GPGPU microprocessor architecture
☆2,199Nov 8, 2024Updated last year
Alternatives and similar repositories for NyuziProcessor
Users that are interested in NyuziProcessor are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An open source GPU based off of the AMD Southern Islands ISA.☆1,379Aug 18, 2025Updated 10 months ago
- ☆2,092Jun 10, 2026Updated last week
- Port of LLVM/Clang C compiler to Nyuzi parallel processor architecture☆65Dec 4, 2022Updated 3 years ago
- OpenSource GPU, in Verilog, loosely based on RISC-V ISA☆1,329Nov 22, 2024Updated last year
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,166Feb 11, 2026Updated 4 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- RTL, Cmodel, and testbench for NVDLA☆2,102Mar 2, 2022Updated 4 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆918Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,969Updated this week
- GPL v3 2D/3D graphics engine in verilog☆701Aug 31, 2014Updated 11 years ago
- A small, light weight, RISC CPU soft core☆1,552Dec 8, 2025Updated 6 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,217Jun 27, 2024Updated last year
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,181Feb 21, 2026Updated 3 months ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,570May 12, 2026Updated last month
- The OpenPiton Platform☆795Feb 25, 2026Updated 3 months ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- GPGPU-Sim provides a detailed simulation model of contemporary NVIDIA GPUs running CUDA and/or OpenCL workloads. It includes support for…☆1,644Feb 15, 2025Updated last year
- Rocket Chip Generator☆3,795Jun 2, 2026Updated 2 weeks ago
- Must-have verilog systemverilog modules☆1,973Mar 12, 2026Updated 3 months ago
- Chisel: A Modern Hardware Design Language☆4,687Updated this week
- A Linux-capable RISC-V multicore for and by the world☆812Jun 5, 2026Updated last week
- Verilog library for ASIC and FPGA designers☆1,421May 8, 2024Updated 2 years ago
- Build your hardware, easily!☆3,953Updated this week
- Yosys Open SYnthesis Suite☆4,531Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆982Nov 15, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SERV - The SErial RISC-V CPU☆1,812Feb 19, 2026Updated 3 months ago
- An open-source microcontroller system based on RISC-V☆1,040Feb 6, 2024Updated 2 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,181Mar 11, 2026Updated 3 months ago
- 32-bit Superscalar RISC-V CPU☆1,259Sep 18, 2021Updated 4 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆235Aug 25, 2020Updated 5 years ago
- Tile based architecture designed for computing efficiency, scalability and generality☆294Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,247May 29, 2026Updated 2 weeks ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,422Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,599Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆120May 11, 2023Updated 3 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,285Jun 8, 2026Updated last week
- VRoom! RISC-V CPU☆521Sep 2, 2024Updated last year
- Parallel Array of Simple Cores. Multicore processor.☆101May 16, 2019Updated 7 years ago
- VeeR EH1 core☆949May 29, 2023Updated 3 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,918Jun 11, 2026Updated last week
- BaseJump STL: A Standard Template Library for SystemVerilog☆669May 11, 2026Updated last month