jbush001 / NyuziProcessorLinks
GPGPU microprocessor architecture
☆2,090Updated 7 months ago
Alternatives and similar repositories for NyuziProcessor
Users that are interested in NyuziProcessor are comparing it to the libraries listed below
Sorting:
- An open source GPU based off of the AMD Southern Islands ISA.☆1,183Updated 7 years ago
- The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux☆2,513Updated this week
- A small, light weight, RISC CPU soft core☆1,420Updated 4 months ago
- ☆1,542Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,803Updated last week
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,923Updated last month
- Verilog library for ASIC and FPGA designers☆1,300Updated last year
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,537Updated 11 months ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,344Updated 3 weeks ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,872Updated this week
- An open-source microcontroller system based on RISC-V☆961Updated last year
- OpenSource GPU, in Verilog, loosely based on RISC-V ISA☆1,014Updated 7 months ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,083Updated 3 months ago
- RTL, Cmodel, and testbench for NVDLA☆1,899Updated 3 years ago
- GPL v3 2D/3D graphics engine in verilog☆667Updated 10 years ago
- VeeR EH1 core☆883Updated 2 years ago
- SERV - The SErial RISC-V CPU☆1,600Updated 2 weeks ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,080Updated 3 weeks ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,568Updated last week
- RISC-V Cores, SoC platforms and SoCs☆885Updated 4 years ago
- Rocket Chip Generator☆3,471Updated 3 weeks ago
- Scala based HDL☆1,799Updated this week
- 32-bit Superscalar RISC-V CPU☆1,036Updated 3 years ago
- RISC-V Tools (ISA Simulator and Tests)☆1,168Updated 2 years ago
- mor1kx - an OpenRISC 1000 processor IP core☆545Updated 2 months ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆667Updated 3 weeks ago
- A directory of Western Digital’s RISC-V SweRV Cores☆869Updated 5 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,300Updated 2 weeks ago
- educational microarchitectures for risc-v isa☆715Updated 3 months ago
- Random instruction generator for RISC-V processor verification☆1,135Updated 2 weeks ago