GPGPU microprocessor architecture
☆2,186Nov 8, 2024Updated last year
Alternatives and similar repositories for NyuziProcessor
Users that are interested in NyuziProcessor are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An open source GPU based off of the AMD Southern Islands ISA.☆1,360Aug 18, 2025Updated 8 months ago
- ☆1,970Updated this week
- Port of LLVM/Clang C compiler to Nyuzi parallel processor architecture☆65Dec 4, 2022Updated 3 years ago
- OpenSource GPU, in Verilog, loosely based on RISC-V ISA☆1,302Nov 22, 2024Updated last year
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,106Feb 11, 2026Updated 2 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- RTL, Cmodel, and testbench for NVDLA☆2,053Mar 2, 2022Updated 4 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆886Apr 12, 2026Updated last week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,886Apr 9, 2026Updated last week
- GPL v3 2D/3D graphics engine in verilog☆694Aug 31, 2014Updated 11 years ago
- A small, light weight, RISC CPU soft core☆1,536Dec 8, 2025Updated 4 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,092Jun 27, 2024Updated last year
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,166Feb 21, 2026Updated last month
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,532Updated this week
- The OpenPiton Platform☆782Feb 25, 2026Updated last month
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- GPGPU-Sim provides a detailed simulation model of contemporary NVIDIA GPUs running CUDA and/or OpenCL workloads. It includes support for…☆1,617Feb 15, 2025Updated last year
- Rocket Chip Generator☆3,739Feb 25, 2026Updated last month
- Must-have verilog systemverilog modules☆1,949Mar 12, 2026Updated last month
- Chisel: A Modern Hardware Design Language☆4,633Updated this week
- A Linux-capable RISC-V multicore for and by the world☆794Apr 8, 2026Updated last week
- Verilog library for ASIC and FPGA designers☆1,408May 8, 2024Updated last year
- Build your hardware, easily!☆3,835Apr 8, 2026Updated last week
- Yosys Open SYnthesis Suite☆4,397Apr 11, 2026Updated last week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆978Nov 15, 2024Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- SERV - The SErial RISC-V CPU☆1,785Feb 19, 2026Updated 2 months ago
- An open-source microcontroller system based on RISC-V☆1,023Feb 6, 2024Updated 2 years ago
- 32-bit Superscalar RISC-V CPU☆1,235Sep 18, 2021Updated 4 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,125Mar 11, 2026Updated last month
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆231Aug 25, 2020Updated 5 years ago
- Tile based architecture designed for computing efficiency, scalability and generality☆289Mar 30, 2026Updated 2 weeks ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,213May 26, 2025Updated 10 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,546Apr 11, 2026Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,406Feb 13, 2026Updated 2 months ago
- Deploy open-source AI quickly and easily - Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆118May 11, 2023Updated 2 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,219Apr 1, 2026Updated 2 weeks ago
- VRoom! RISC-V CPU☆519Sep 2, 2024Updated last year
- Parallel Array of Simple Cores. Multicore processor.☆101May 16, 2019Updated 6 years ago
- VeeR EH1 core☆935May 29, 2023Updated 2 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,836Apr 10, 2026Updated last week
- BaseJump STL: A Standard Template Library for SystemVerilog☆661Apr 7, 2026Updated last week