GPGPU microprocessor architecture
☆2,232Nov 1, 2026Updated this week
Alternatives and similar repositories for NyuziProcessor
Users that are interested in NyuziProcessor are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An open source GPU based off of the AMD Southern Islands ISA.☆1,435Aug 18, 2025Updated last year
- ☆2,383Updated this week
- Port of LLVM/Clang C compiler to Nyuzi parallel processor architecture☆66Oct 30, 2026Updated last week
- GPL v3 2D/3D graphics engine in verilog☆704Aug 31, 2014Updated 12 years ago
- OpenSource GPU, in Verilog, loosely based on RISC-V ISA☆1,406Nov 22, 2024Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,302Oct 13, 2026Updated 3 weeks ago
- RTL, Cmodel, and testbench for NVDLA☆2,195Mar 2, 2022Updated 4 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆971Oct 26, 2026Updated last week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,184Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,398Sep 7, 2026Updated last month
- A small, light weight, RISC CPU soft core☆1,596Sep 16, 2026Updated last month
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,634Oct 12, 2026Updated 3 weeks ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,215Updated this week
- Rocket Chip Generator☆3,897Sep 13, 2026Updated last month
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Verilog library for ASIC and FPGA designers☆1,439May 8, 2024Updated 2 years ago
- The OpenPiton Platform☆840Oct 30, 2026Updated last week
- Chisel: A Modern Hardware Design Language☆4,829Updated this week
- A Linux-capable RISC-V multicore for and by the world☆841Updated this week
- GPGPU-Sim provides a detailed simulation model of contemporary NVIDIA GPUs running CUDA and/or OpenCL workloads. It includes support for…☆1,766Oct 3, 2026Updated last month
- Yosys Open SYnthesis Suite☆4,867Updated this week
- 32-bit Superscalar RISC-V CPU☆1,329Sep 18, 2021Updated 5 years ago
- Must-have verilog systemverilog modules☆2,030Mar 12, 2026Updated 7 months ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆125May 11, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SERV - The SErial RISC-V CPU☆1,916Aug 25, 2026Updated 2 months ago
- A directory of Western Digital’s RISC-V SweRV Cores☆882Mar 26, 2020Updated 6 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,280Updated this week
- Build your hardware, easily!☆4,189Updated this week
- Parallel Array of Simple Cores. Multicore processor.☆101May 16, 2019Updated 7 years ago
- An open-source microcontroller system based on RISC-V☆1,074Feb 6, 2024Updated 2 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,747Updated this week
- Tile based architecture designed for computing efficiency, scalability and generality☆305Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,013Nov 15, 2024Updated last year
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Package manager and build abstraction tool for FPGA/ASIC development☆1,483Oct 23, 2026Updated 2 weeks ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,320Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆692Oct 28, 2026Updated last week
- educational microarchitectures for risc-v isa☆759Sep 1, 2025Updated last year
- Hardware Description Languages☆1,184Oct 27, 2026Updated last week
- VeeR EH1 core☆972Jul 16, 2026Updated 3 months ago
- Verilog AXI components for FPGA implementation☆2,170Feb 27, 2025Updated last year