Alternatives and similar repositories for NyuziProcessor

Users that are interested in NyuziProcessor are comparing it to the libraries listed below

• VerticalResearchGroup / miaow
  An open source GPU based off of the AMD Southern Islands ISA.
  ☆1,275Updated 4 months ago
• openhwgroup / cva6
  The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…
  ☆2,748Updated last week
• vortexgpgpu / vortex
  ☆1,846Updated last week
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆2,047Updated last week
• darklife / darkriscv
  opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
  ☆2,466Updated this week
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,496Updated last month
• pulp-platform / pulpino
  An open-source microcontroller system based on RISC-V
  ☆1,000Updated last year
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,970Updated 3 weeks ago
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,382Updated last year
• hughperkins / VeriGPU
  OpenSource GPU, in Verilog, loosely based on RISC-V ISA
  ☆1,176Updated last year
• asicguy / gplgpu
  GPL v3 2D/3D graphics engine in verilog
  ☆691Updated 11 years ago
• rsd-devel / rsd
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,144Updated 2 weeks ago
• YosysHQ / picorv32
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆3,878Updated last year
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆2,096Updated this week
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆729Updated 4 months ago
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆758Updated 3 months ago
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆918Updated 2 years ago
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆1,169Updated 4 years ago
• XUANTIE-RV / openc910
  OpenXuantie - OpenC910 Core
  ☆1,369Updated last year
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆678Updated 5 months ago
• riscv-software-src / riscv-tools
  RISC-V Tools (ISA Simulator and Tests)
  ☆1,172Updated 3 years ago
• SpinalHDL / SpinalHDL
  Scala based HDL
  ☆1,903Updated this week
• riscvarchive / riscv-cores-list
  RISC-V Cores, SoC platforms and SoCs
  ☆907Updated 4 years ago
• nvdla / hw
  RTL, Cmodel, and testbench for NVDLA
  ☆2,011Updated 3 years ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,158Updated 7 months ago
• chipsalliance / rocket-chip
  Rocket Chip Generator
  ☆3,658Updated this week
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,728Updated 2 weeks ago
• ucb-bar / chisel-tutorial
  chisel tutorial exercises and answers
  ☆741Updated 4 years ago
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,726Updated this week
• openrisc / mor1kx
  mor1kx - an OpenRISC 1000 processor IP core
  ☆570Updated 4 months ago