GPGPU microprocessor architecture
☆2,220Nov 8, 2024Updated last year
Alternatives and similar repositories for NyuziProcessor
Users that are interested in NyuziProcessor are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An open source GPU based off of the AMD Southern Islands ISA.☆1,409Aug 18, 2025Updated last year
- ☆2,238Updated this week
- Port of LLVM/Clang C compiler to Nyuzi parallel processor architecture☆66Dec 4, 2022Updated 3 years ago
- OpenSource GPU, in Verilog, loosely based on RISC-V ISA☆1,371Nov 22, 2024Updated last year
- GPL v3 2D/3D graphics engine in verilog☆703Aug 31, 2014Updated 12 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,242Aug 31, 2026Updated last week
- RTL, Cmodel, and testbench for NVDLA☆2,147Mar 2, 2022Updated 4 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆940Aug 18, 2026Updated 2 weeks ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,092Updated this week
- A small, light weight, RISC CPU soft core☆1,580Aug 19, 2026Updated 2 weeks ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,379Jul 31, 2026Updated last month
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,197Aug 18, 2026Updated 2 weeks ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,604Updated this week
- The OpenPiton Platform☆818Feb 25, 2026Updated 6 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Rocket Chip Generator☆3,854Jun 2, 2026Updated 3 months ago
- GPGPU-Sim provides a detailed simulation model of contemporary NVIDIA GPUs running CUDA and/or OpenCL workloads. It includes support for…☆1,710Feb 15, 2025Updated last year
- Chisel: A Modern Hardware Design Language☆4,776Updated this week
- Must-have verilog systemverilog modules☆2,018Mar 12, 2026Updated 5 months ago
- A Linux-capable RISC-V multicore for and by the world☆829Jul 13, 2026Updated last month
- Verilog library for ASIC and FPGA designers☆1,437May 8, 2024Updated 2 years ago
- Build your hardware, easily!☆4,072Updated this week
- Yosys Open SYnthesis Suite☆4,737Updated this week
- A directory of Western Digital’s RISC-V SweRV Cores☆883Mar 26, 2020Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,000Nov 15, 2024Updated last year
- An open-source microcontroller system based on RISC-V☆1,064Feb 6, 2024Updated 2 years ago
- SERV - The SErial RISC-V CPU☆1,880Aug 25, 2026Updated last week
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆236Aug 25, 2020Updated 6 years ago
- Tile based architecture designed for computing efficiency, scalability and generality☆302Jul 27, 2026Updated last month
- 32-bit Superscalar RISC-V CPU☆1,299Sep 18, 2021Updated 4 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,229Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,284Aug 26, 2026Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,453Aug 24, 2026Updated 2 weeks ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,682Aug 27, 2026Updated last week
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆120May 11, 2023Updated 3 years ago
- Parallel Array of Simple Cores. Multicore processor.☆101May 16, 2019Updated 7 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,379Aug 19, 2026Updated 2 weeks ago
- VRoom! RISC-V CPU☆522Sep 2, 2024Updated 2 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆680Jul 7, 2026Updated last month
- VeeR EH1 core☆966Jul 16, 2026Updated last month