jbush001 / NyuziProcessorLinks
GPGPU microprocessor architecture
☆2,124Updated 10 months ago
Alternatives and similar repositories for NyuziProcessor
Users that are interested in NyuziProcessor are comparing it to the libraries listed below
Sorting:
- An open source GPU based off of the AMD Southern Islands ISA.☆1,237Updated last month
- ☆1,677Updated last week
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,979Updated 4 months ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,886Updated 3 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,628Updated this week
- A small, light weight, RISC CPU soft core☆1,466Updated last month
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,413Updated 2 months ago
- OpenSource GPU, in Verilog, loosely based on RISC-V ISA☆1,092Updated 10 months ago
- An open-source microcontroller system based on RISC-V☆976Updated last year
- GPL v3 2D/3D graphics engine in verilog☆675Updated 11 years ago
- Verilog library for ASIC and FPGA designers☆1,339Updated last year
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,703Updated last year
- educational microarchitectures for risc-v isa☆719Updated last month
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,100Updated 6 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,981Updated last week
- Scala based HDL☆1,854Updated this week
- OpenXuantie - OpenC910 Core☆1,326Updated last year
- VeeR EH1 core☆898Updated 2 years ago
- Rocket Chip Generator☆3,559Updated last month
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆674Updated 2 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,635Updated 2 weeks ago
- RISC-V Tools (ISA Simulator and Tests)☆1,167Updated 2 years ago
- 32-bit Superscalar RISC-V CPU☆1,100Updated 4 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,123Updated 4 months ago
- RISC-V Cores, SoC platforms and SoCs☆898Updated 4 years ago
- The OpenPiton Platform☆730Updated last week
- SERV - The SErial RISC-V CPU☆1,651Updated last week
- A directory of Western Digital’s RISC-V SweRV Cores☆873Updated 5 years ago
- Random instruction generator for RISC-V processor verification☆1,175Updated this week
- mor1kx - an OpenRISC 1000 processor IP core☆554Updated last month