CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
☆1,223Apr 17, 2026Updated 2 weeks ago
Alternatives and similar repositories for cv32e40p
Users that are interested in cv32e40p are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,864Apr 14, 2026Updated 3 weeks ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,913Updated this week
- Functional verification project for the CORE-V family of RISC-V cores.☆677Apr 16, 2026Updated 2 weeks ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆594Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆979Nov 15, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆269Nov 6, 2024Updated last year
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆476Apr 16, 2026Updated 2 weeks ago
- An open-source microcontroller system based on RISC-V☆1,031Feb 6, 2024Updated 2 years ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆224Jan 11, 2026Updated 3 months ago
- VeeR EH1 core☆938May 29, 2023Updated 2 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,566Apr 22, 2026Updated last week
- RISC-V CPU Core☆426Jun 24, 2025Updated 10 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,127Jun 27, 2024Updated last year
- Common SystemVerilog components☆738Apr 27, 2026Updated last week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Rocket Chip Generator☆3,757Apr 21, 2026Updated 2 weeks ago
- RISC-V Debug Support for our PULP RISC-V Cores☆308Apr 1, 2026Updated last month
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,133Feb 11, 2026Updated 2 months ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆548Nov 26, 2024Updated last year
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,148Mar 11, 2026Updated last month
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,170Feb 21, 2026Updated 2 months ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆160Oct 31, 2024Updated last year
- Random instruction generator for RISC-V processor verification☆1,291Apr 3, 2026Updated last month
- FuseSoC-based SoC for VeeR EH1 and EL2☆340Dec 11, 2024Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- educational microarchitectures for risc-v isa☆747Sep 1, 2025Updated 8 months ago
- CORE-V Family of RISC-V Cores☆351Mar 31, 2026Updated last month
- 32-bit Superscalar RISC-V CPU☆1,239Sep 18, 2021Updated 4 years ago
- SERV - The SErial RISC-V CPU☆1,791Feb 19, 2026Updated 2 months ago
- A Linux-capable RISC-V multicore for and by the world☆798Apr 24, 2026Updated last week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,546Apr 27, 2026Updated last week
- RISC-V Formal Verification Framework☆630Apr 6, 2022Updated 4 years ago
- ☆264Dec 22, 2022Updated 3 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,234Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- VeeR EL2 Core☆335Updated this week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆515Apr 24, 2026Updated last week
- Generic Register Interface (contains various adapters)☆138Feb 24, 2026Updated 2 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆660Updated this week
- Instruction Set Generator initially contributed by Futurewei☆308Oct 17, 2023Updated 2 years ago
- RISC-V CPU Core (RV32IM)☆1,714Sep 18, 2021Updated 4 years ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆203Apr 3, 2026Updated last month