Alternatives and similar repositories for cv32e40p

Users that are interested in cv32e40p are comparing it to the libraries listed below

• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,669Updated last month
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆906Updated 2 years ago
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆1,196Updated last month
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆1,121Updated 4 years ago
• syntacore / scr1
  SCR1 is a high-quality open-source RISC-V MCU core in Verilog
  ☆939Updated 11 months ago
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆675Updated 3 months ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,397Updated 2 weeks ago
• riscvarchive / riscv-cores-list
  RISC-V Cores, SoC platforms and SoCs
  ☆901Updated 4 years ago
• openhwgroup / core-v-verif
  Functional verification project for the CORE-V family of RISC-V cores.
  ☆609Updated 3 weeks ago
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆744Updated last week
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆723Updated 2 months ago
• pulp-platform / pulp
  This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…
  ☆519Updated 11 months ago
• pulp-platform / pulpissimo
  This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…
  ☆446Updated 5 months ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆672Updated 2 weeks ago
• riscv-non-isa / riscv-arch-test
  ☆604Updated last week
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆740Updated last month
• SymbioticEDA / riscv-formal
  RISC-V Formal Verification Framework
  ☆614Updated 3 years ago
• ultraembedded / riscv
  RISC-V CPU Core (RV32IM)
  ☆1,562Updated 4 years ago
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆613Updated last week
• freechipsproject / chisel-bootcamp
  Generator Bootcamp Material: Learn Chisel the Right Way
  ☆1,080Updated last year
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆870Updated last week
• westerndigitalcorporation / swerv_eh1
  A directory of Western Digital’s RISC-V SweRV Cores
  ☆872Updated 5 years ago
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆539Updated 3 weeks ago
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,354Updated last year
• riscv-software-src / riscv-tests
  ☆1,080Updated last week
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆671Updated last week
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆2,029Updated 2 weeks ago
• XUANTIE-RV / openc910
  OpenXuantie - OpenC910 Core
  ☆1,339Updated last year
• RoaLogic / RV12
  RISC-V CPU Core
  ☆393Updated 4 months ago
• ucb-bar / riscv-mini
  Simple RISC-V 3-stage Pipeline in Chisel
  ☆598Updated last year