openhwgroup / cv32e40pLinks
CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
☆1,130Updated 4 months ago
Alternatives and similar repositories for cv32e40p
Users that are interested in cv32e40p are comparing it to the libraries listed below
Sorting:
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,646Updated last month
- Random instruction generator for RISC-V processor verification☆1,180Updated 3 weeks ago
- VeeR EH1 core☆901Updated 2 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,389Updated last week
- 32-bit Superscalar RISC-V CPU☆1,106Updated 4 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆936Updated 11 months ago
- RISC-V Cores, SoC platforms and SoCs☆897Updated 4 years ago
- Functional verification project for the CORE-V family of RISC-V cores.☆602Updated last week
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆672Updated 3 months ago
- Common SystemVerilog components☆665Updated last month
- A Linux-capable RISC-V multicore for and by the world☆741Updated 2 weeks ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆446Updated 5 months ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆515Updated 10 months ago
- educational microarchitectures for risc-v isa☆720Updated last month
- RISC-V Formal Verification Framework☆610Updated 3 years ago
- The OpenPiton Platform☆732Updated last month
- RISC-V CPU Core (RV32IM)☆1,554Updated 4 years ago
- ☆598Updated last week
- Verilog AXI components for FPGA implementation☆1,831Updated 7 months ago
- A directory of Western Digital’s RISC-V SweRV Cores☆872Updated 5 years ago
- OpenXuantie - OpenC910 Core☆1,331Updated last year
- Various HDL (Verilog) IP Cores☆839Updated 4 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆532Updated last month
- Digital Design with Chisel☆863Updated last week
- ☆1,069Updated last week
- An open-source static random access memory (SRAM) compiler.☆956Updated last week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,999Updated 2 weeks ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,069Updated last year
- Verilog PCI express components☆1,446Updated last year
- Simple RISC-V 3-stage Pipeline in Chisel☆595Updated last year