CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
☆1,213May 26, 2025Updated 10 months ago
Alternatives and similar repositories for cv32e40p
Users that are interested in cv32e40p are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,836Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,886Updated this week
- Functional verification project for the CORE-V family of RISC-V cores.☆673Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆976Nov 15, 2024Updated last year
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆591Apr 7, 2026Updated last week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆267Nov 6, 2024Updated last year
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆472May 15, 2025Updated 11 months ago
- An open-source microcontroller system based on RISC-V☆1,023Feb 6, 2024Updated 2 years ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆224Jan 11, 2026Updated 3 months ago
- VeeR EH1 core☆935May 29, 2023Updated 2 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,546Updated this week
- RISC-V CPU Core☆420Jun 24, 2025Updated 9 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,092Jun 27, 2024Updated last year
- Common SystemVerilog components☆733Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Rocket Chip Generator☆3,739Feb 25, 2026Updated last month
- RISC-V Debug Support for our PULP RISC-V Cores☆306Apr 1, 2026Updated 2 weeks ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,106Feb 11, 2026Updated 2 months ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆544Nov 26, 2024Updated last year
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,125Mar 11, 2026Updated last month
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,162Feb 21, 2026Updated last month
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆157Oct 31, 2024Updated last year
- Random instruction generator for RISC-V processor verification☆1,281Apr 3, 2026Updated last week
- FuseSoC-based SoC for VeeR EH1 and EL2☆339Dec 11, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- educational microarchitectures for risc-v isa☆744Sep 1, 2025Updated 7 months ago
- CORE-V Family of RISC-V Cores☆348Mar 31, 2026Updated 2 weeks ago
- 32-bit Superscalar RISC-V CPU☆1,223Sep 18, 2021Updated 4 years ago
- SERV - The SErial RISC-V CPU☆1,779Feb 19, 2026Updated last month
- A Linux-capable RISC-V multicore for and by the world☆790Apr 8, 2026Updated last week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,532Updated this week
- RISC-V Formal Verification Framework☆629Apr 6, 2022Updated 4 years ago
- ☆262Dec 22, 2022Updated 3 years ago
- VeeR EL2 Core☆329Mar 12, 2026Updated last month
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,209Apr 1, 2026Updated 2 weeks ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆505Updated this week
- Generic Register Interface (contains various adapters)☆138Feb 24, 2026Updated last month
- BaseJump STL: A Standard Template Library for SystemVerilog☆661Apr 7, 2026Updated last week
- RISC-V CPU Core (RV32IM)☆1,698Sep 18, 2021Updated 4 years ago
- Instruction Set Generator initially contributed by Futurewei☆308Oct 17, 2023Updated 2 years ago
- RISC-V Cores, SoC platforms and SoCs☆920Mar 26, 2021Updated 5 years ago