openhwgroup / cv32e40pLinks
CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
☆1,080Updated 3 weeks ago
Alternatives and similar repositories for cv32e40p
Users that are interested in cv32e40p are comparing it to the libraries listed below
Sorting:
- VeeR EH1 core☆883Updated 2 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,568Updated 2 weeks ago
- Random instruction generator for RISC-V processor verification☆1,135Updated 2 weeks ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,308Updated this week
- 32-bit Superscalar RISC-V CPU☆1,041Updated 3 years ago
- RISC-V Cores, SoC platforms and SoCs☆887Updated 4 years ago
- Common SystemVerilog components☆627Updated last week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆918Updated 7 months ago
- Functional verification project for the CORE-V family of RISC-V cores.☆559Updated 3 weeks ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆426Updated last month
- RISC-V Formal Verification Framework☆602Updated 3 years ago
- The OpenPiton Platform☆711Updated last month
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆667Updated 3 weeks ago
- SystemVerilog to Verilog conversion☆639Updated last month
- ☆567Updated this week
- A Linux-capable RISC-V multicore for and by the world☆709Updated last month
- educational microarchitectures for risc-v isa☆715Updated 3 months ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆497Updated 6 months ago
- RISC-V CPU Core (RV32IM)☆1,481Updated 3 years ago
- ☆1,024Updated last week
- Simple RISC-V 3-stage Pipeline in Chisel☆581Updated 10 months ago
- Bus bridges and other odds and ends☆568Updated 2 months ago
- Working Draft of the RISC-V Debug Specification Standard☆487Updated last month
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆504Updated 4 months ago
- Various HDL (Verilog) IP Cores☆813Updated 3 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆581Updated last week
- Digital Design with Chisel☆842Updated last month
- lowRISC Style Guides☆436Updated last week
- Verilog AXI components for FPGA implementation☆1,746Updated 3 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,300Updated this week