CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
☆1,267May 29, 2026Updated last month
Alternatives and similar repositories for cv32e40p
Users that are interested in cv32e40p are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,987Jul 14, 2026Updated last week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,035Updated this week
- Functional verification project for the CORE-V family of RISC-V cores.☆703Jul 17, 2026Updated last week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆990Nov 15, 2024Updated last year
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆624Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆275Nov 6, 2024Updated last year
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆488May 8, 2026Updated 2 months ago
- An open-source microcontroller system based on RISC-V☆1,055Feb 6, 2024Updated 2 years ago
- VeeR EH1 core☆959Jul 16, 2026Updated last week
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆228Jan 11, 2026Updated 6 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,631Updated this week
- RISC-V CPU Core☆443Jun 24, 2025Updated last year
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,282Jun 27, 2024Updated 2 years ago
- Common SystemVerilog components☆769Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Rocket Chip Generator☆3,824Jun 2, 2026Updated last month
- RISC-V Debug Support for our PULP RISC-V Cores☆316Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,202Feb 11, 2026Updated 5 months ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆561Nov 26, 2024Updated last year
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,201Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,189Jul 15, 2026Updated last week
- Random instruction generator for RISC-V processor verification☆1,330Apr 3, 2026Updated 3 months ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆161Oct 31, 2024Updated last year
- FuseSoC-based SoC for VeeR EH1 and EL2☆341Dec 11, 2024Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- SERV - The SErial RISC-V CPU☆1,836Jul 10, 2026Updated 2 weeks ago
- educational microarchitectures for risc-v isa☆752Sep 1, 2025Updated 10 months ago
- CORE-V Family of RISC-V Cores☆364Mar 31, 2026Updated 3 months ago
- 32-bit Superscalar RISC-V CPU☆1,283Sep 18, 2021Updated 4 years ago
- A Linux-capable RISC-V multicore for and by the world☆823Jul 13, 2026Updated last week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,589May 12, 2026Updated 2 months ago
- RISC-V Formal Verification Framework☆633Apr 6, 2022Updated 4 years ago
- VeeR EH2 core☆274Updated this week
- VeeR EL2 Core☆342Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆531Jun 8, 2026Updated last month
- A directory of Western Digital’s RISC-V SweRV Cores☆882Mar 26, 2020Updated 6 years ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆355Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆676Jul 7, 2026Updated 2 weeks ago
- Generic Register Interface (contains various adapters)☆141Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,339Updated this week
- RISC-V CPU Core (RV32IM)☆1,755Sep 18, 2021Updated 4 years ago