openhwgroup / cv32e40p
CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
☆1,004Updated 6 months ago
Alternatives and similar repositories for cv32e40p:
Users that are interested in cv32e40p are comparing it to the libraries listed below
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,453Updated this week
- Random instruction generator for RISC-V processor verification☆1,057Updated 5 months ago
- VeeR EH1 core☆840Updated last year
- 32-bit Superscalar RISC-V CPU☆926Updated 3 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆893Updated 2 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,188Updated last week
- RISC-V Formal Verification Framework☆591Updated 2 years ago
- Functional verification project for the CORE-V family of RISC-V cores.☆478Updated last week
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆637Updated 2 months ago
- RISC-V Cores, SoC platforms and SoCs☆856Updated 3 years ago
- educational microarchitectures for risc-v isa☆698Updated 5 months ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆399Updated last week
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆467Updated 2 months ago
- ☆534Updated last week
- Common SystemVerilog components☆560Updated 2 weeks ago
- Digital Design with Chisel☆800Updated this week
- Simple RISC-V 3-stage Pipeline in Chisel☆558Updated 5 months ago
- A Linux-capable RISC-V multicore for and by the world☆651Updated last week
- Flexible Intermediate Representation for RTL☆736Updated 5 months ago
- The OpenPiton Platform☆663Updated 3 months ago
- Working Draft of the RISC-V Debug Specification Standard☆469Updated 3 weeks ago
- chisel tutorial exercises and answers☆708Updated 3 years ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,001Updated 4 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆451Updated 3 months ago
- mor1kx - an OpenRISC 1000 processor IP core☆512Updated 3 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,730Updated this week
- A directory of Western Digital’s RISC-V SweRV Cores☆859Updated 4 years ago
- ☆928Updated 2 months ago
- Support for Rocket Chip on Zynq FPGAs☆402Updated 6 years ago
- RISC-V CPU Core (RV32IM)☆1,337Updated 3 years ago