An open-source microcontroller system based on RISC-V
☆1,053Feb 6, 2024Updated 2 years ago
Alternatives and similar repositories for pulpino
Users that are interested in pulpino are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,266May 29, 2026Updated last month
- RISC-V CPU Core☆441Jun 24, 2025Updated last year
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆486May 8, 2026Updated 2 months ago
- The root repo for lowRISC project and FPGA demos.☆602Aug 3, 2023Updated 2 years ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆560Nov 26, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,267Jun 27, 2024Updated 2 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,976Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,024Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆989Nov 15, 2024Updated last year
- Rocket Chip Generator☆3,820Jun 2, 2026Updated last month
- Source files for SiFive's Freedom platforms☆1,145Updated this week
- ☆23Mar 15, 2025Updated last year
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆380Jul 12, 2017Updated 9 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,196Feb 11, 2026Updated 5 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A 32-bit Microcontroller featuring a RISC-V core☆163Feb 28, 2018Updated 8 years ago
- A directory of Western Digital’s RISC-V SweRV Cores☆882Mar 26, 2020Updated 6 years ago
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,848Mar 24, 2021Updated 5 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,435Jul 2, 2026Updated 2 weeks ago
- Yet Another RISC-V Implementation☆100Sep 21, 2024Updated last year
- VeeR EH1 core☆955Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,199Updated this week
- GPGPU microprocessor architecture☆2,209Nov 8, 2024Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,625Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- educational microarchitectures for risc-v isa☆752Sep 1, 2025Updated 10 months ago
- RTL, Cmodel, and testbench for NVDLA☆2,121Mar 2, 2022Updated 4 years ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆425Jul 10, 2026Updated last week
- Z-scale Microarchitectural Implementation of RV32 ISA☆55May 30, 2017Updated 9 years ago
- Functional verification project for the CORE-V family of RISC-V cores.☆700Updated this week
- RISC-V Debug Support for our PULP RISC-V Cores☆316Jul 2, 2026Updated 2 weeks ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,588May 12, 2026Updated 2 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,335Updated this week
- ☆107Aug 19, 2025Updated 11 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Yosys Open SYnthesis Suite☆4,612Updated this week
- Common SystemVerilog components☆766Updated this week
- RISC-V Formal Verification Framework☆633Apr 6, 2022Updated 4 years ago
- An open source GPU based off of the AMD Southern Islands ISA.☆1,393Aug 18, 2025Updated 11 months ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆691Jul 16, 2025Updated last year
- The OpenPiton Platform☆802Feb 25, 2026Updated 4 months ago
- Chisel: A Modern Hardware Design Language☆4,729Updated this week