pulp-platform / pulpino
An open-source microcontroller system based on RISC-V
☆947Updated last year
Alternatives and similar repositories for pulpino:
Users that are interested in pulpino are comparing it to the libraries listed below
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,049Updated 2 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,514Updated 3 weeks ago
- The root repo for lowRISC project and FPGA demos.☆597Updated last year
- VeeR EH1 core☆869Updated last year
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆649Updated 5 months ago
- educational microarchitectures for risc-v isa☆712Updated last month
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆907Updated 5 months ago
- Verilog library for ASIC and FPGA designers☆1,275Updated 11 months ago
- Support for Rocket Chip on Zynq FPGAs☆407Updated 6 years ago
- mor1kx - an OpenRISC 1000 processor IP core☆529Updated 3 weeks ago
- RISC-V Cores, SoC platforms and SoCs☆871Updated 4 years ago
- A small, light weight, RISC CPU soft core☆1,385Updated 2 months ago
- chisel tutorial exercises and answers☆720Updated 3 years ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆490Updated 4 months ago
- RISC-V Tools (ISA Simulator and Tests)☆1,160Updated 2 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,732Updated 2 months ago
- The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux☆2,440Updated last week
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,865Updated 2 weeks ago
- SERV - The SErial RISC-V CPU☆1,564Updated last month
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,284Updated 2 weeks ago
- Random instruction generator for RISC-V processor verification☆1,097Updated 2 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,271Updated last week
- Digital Design with Chisel☆826Updated 2 weeks ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,027Updated 7 months ago
- 32-bit Superscalar RISC-V CPU☆997Updated 3 years ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆419Updated last month
- A directory of Western Digital’s RISC-V SweRV Cores☆863Updated 5 years ago
- Flexible Intermediate Representation for RTL☆740Updated 8 months ago
- Linux on LiteX-VexRiscv☆628Updated 3 weeks ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,430Updated 9 months ago