An open-source microcontroller system based on RISC-V
☆1,042Feb 6, 2024Updated 2 years ago
Alternatives and similar repositories for pulpino
Users that are interested in pulpino are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,255May 29, 2026Updated last month
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆558Nov 26, 2024Updated last year
- RISC-V CPU Core☆439Jun 24, 2025Updated last year
- The root repo for lowRISC project and FPGA demos.☆600Aug 3, 2023Updated 2 years ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆485May 8, 2026Updated last month
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,933Jun 11, 2026Updated 2 weeks ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,233Jun 27, 2024Updated 2 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,983Updated this week
- Rocket Chip Generator☆3,798Jun 2, 2026Updated 3 weeks ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆985Nov 15, 2024Updated last year
- ☆23Mar 15, 2025Updated last year
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆379Jul 12, 2017Updated 8 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,177Feb 11, 2026Updated 4 months ago
- A 32-bit Microcontroller featuring a RISC-V core☆163Feb 28, 2018Updated 8 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Package manager and build abstraction tool for FPGA/ASIC development☆1,426Jun 17, 2026Updated last week
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,848Mar 24, 2021Updated 5 years ago
- Yet Another RISC-V Implementation☆99Sep 21, 2024Updated last year
- VeeR EH1 core☆950May 29, 2023Updated 3 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,186Updated this week
- GPGPU microprocessor architecture☆2,202Nov 8, 2024Updated last year
- educational microarchitectures for risc-v isa☆748Sep 1, 2025Updated 9 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,607Updated this week
- RTL, Cmodel, and testbench for NVDLA☆2,104Mar 2, 2022Updated 4 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆424Jun 9, 2026Updated 2 weeks ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55May 30, 2017Updated 9 years ago
- A directory of Western Digital’s RISC-V SweRV Cores☆880Mar 26, 2020Updated 6 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,299Jun 22, 2026Updated last week
- Functional verification project for the CORE-V family of RISC-V cores.☆687Jun 22, 2026Updated last week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,571May 12, 2026Updated last month
- RISC-V Debug Support for our PULP RISC-V Cores☆314Updated this week
- RISC-V Formal Verification Framework☆633Apr 6, 2022Updated 4 years ago
- Yosys Open SYnthesis Suite☆4,553Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆106Aug 19, 2025Updated 10 months ago
- Common SystemVerilog components☆762Updated this week
- An open source GPU based off of the AMD Southern Islands ISA.☆1,385Aug 18, 2025Updated 10 months ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆689Jul 16, 2025Updated 11 months ago
- The OpenPiton Platform☆797Feb 25, 2026Updated 4 months ago
- Verilog library for ASIC and FPGA designers☆1,429May 8, 2024Updated 2 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆617May 26, 2026Updated last month