An open-source microcontroller system based on RISC-V
☆1,012Feb 6, 2024Updated 2 years ago
Alternatives and similar repositories for pulpino
Users that are interested in pulpino are comparing it to the libraries listed below
Sorting:
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,197May 26, 2025Updated 9 months ago
- RISC-V CPU Core☆417Jun 24, 2025Updated 8 months ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆541Nov 26, 2024Updated last year
- The root repo for lowRISC project and FPGA demos.☆600Aug 3, 2023Updated 2 years ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆463May 15, 2025Updated 10 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,797Feb 17, 2026Updated last month
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,024Jun 27, 2024Updated last year
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,845Mar 10, 2026Updated last week
- Rocket Chip Generator☆3,722Feb 25, 2026Updated 3 weeks ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆966Nov 15, 2024Updated last year
- ☆23Mar 15, 2025Updated last year
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆372Jul 12, 2017Updated 8 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,063Feb 11, 2026Updated last month
- A 32-bit Microcontroller featuring a RISC-V core☆160Feb 28, 2018Updated 8 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,396Feb 13, 2026Updated last month
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,827Mar 24, 2021Updated 4 years ago
- Yet Another RISC-V Implementation☆99Sep 21, 2024Updated last year
- VeeR EH1 core☆930May 29, 2023Updated 2 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,105Mar 11, 2026Updated last week
- GPGPU microprocessor architecture☆2,180Nov 8, 2024Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,519Mar 11, 2026Updated last week
- educational microarchitectures for risc-v isa☆740Sep 1, 2025Updated 6 months ago
- RTL, Cmodel, and testbench for NVDLA☆2,031Mar 2, 2022Updated 4 years ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆417Feb 20, 2026Updated last month
- Z-scale Microarchitectural Implementation of RV32 ISA☆55May 30, 2017Updated 8 years ago
- A directory of Western Digital’s RISC-V SweRV Cores☆882Mar 26, 2020Updated 5 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,183Updated this week
- Functional verification project for the CORE-V family of RISC-V cores.☆663Mar 8, 2026Updated last week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,501Jan 7, 2026Updated 2 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆302Feb 4, 2026Updated last month
- Yosys Open SYnthesis Suite☆4,333Mar 14, 2026Updated last week
- RISC-V Formal Verification Framework☆625Apr 6, 2022Updated 3 years ago
- ☆103Aug 19, 2025Updated 7 months ago
- Common SystemVerilog components☆728Updated this week
- An open source GPU based off of the AMD Southern Islands ISA.☆1,347Aug 18, 2025Updated 7 months ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆684Jul 16, 2025Updated 8 months ago
- The OpenPiton Platform☆777Feb 25, 2026Updated 3 weeks ago
- Verilog library for ASIC and FPGA designers☆1,397May 8, 2024Updated last year
- Chisel: A Modern Hardware Design Language☆4,611Updated this week