pulp-platform / pulpino
An open-source microcontroller system based on RISC-V
☆945Updated last year
Alternatives and similar repositories for pulpino:
Users that are interested in pulpino are comparing it to the libraries listed below
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,033Updated last month
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,507Updated last week
- VeeR EH1 core☆865Updated last year
- Verilog library for ASIC and FPGA designers☆1,266Updated 10 months ago
- mor1kx - an OpenRISC 1000 processor IP core☆525Updated this week
- educational microarchitectures for risc-v isa☆710Updated 3 weeks ago
- Support for Rocket Chip on Zynq FPGAs☆409Updated 6 years ago
- The root repo for lowRISC project and FPGA demos.☆596Updated last year
- A small, light weight, RISC CPU soft core☆1,371Updated last month
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆648Updated 4 months ago
- A directory of Western Digital’s RISC-V SweRV Cores☆863Updated 5 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,257Updated 2 weeks ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,709Updated last month
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆904Updated 4 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,387Updated 9 months ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆411Updated 2 weeks ago
- 32-bit Superscalar RISC-V CPU☆975Updated 3 years ago
- The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux☆2,419Updated this week
- The OpenPiton Platform☆683Updated 3 weeks ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆487Updated 4 months ago
- Random instruction generator for RISC-V processor verification☆1,084Updated last month
- RISC-V Cores, SoC platforms and SoCs☆868Updated 4 years ago
- Linux on LiteX-VexRiscv☆622Updated last week
- chisel tutorial exercises and answers☆716Updated 3 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,246Updated last week
- SERV - The SErial RISC-V CPU☆1,519Updated 2 weeks ago
- Flexible Intermediate Representation for RTL☆739Updated 7 months ago
- RISC-V Tools (ISA Simulator and Tests)☆1,161Updated 2 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,854Updated 2 weeks ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,800Updated this week