pulp-platform / pulpinoLinks
An open-source microcontroller system based on RISC-V
☆975Updated last year
Alternatives and similar repositories for pulpino
Users that are interested in pulpino are comparing it to the libraries listed below
Sorting:
- Verilog library for ASIC and FPGA designers☆1,339Updated last year
- The root repo for lowRISC project and FPGA demos.☆602Updated 2 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,121Updated 4 months ago
- A small, light weight, RISC CPU soft core☆1,466Updated last month
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆674Updated 2 months ago
- VeeR EH1 core☆898Updated 2 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,635Updated last week
- educational microarchitectures for risc-v isa☆719Updated last month
- Package manager and build abstraction tool for FPGA/ASIC development☆1,345Updated 3 weeks ago
- mor1kx - an OpenRISC 1000 processor IP core☆554Updated last month
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,628Updated this week
- A directory of Western Digital’s RISC-V SweRV Cores☆873Updated 5 years ago
- Support for Rocket Chip on Zynq FPGAs☆411Updated 6 years ago
- RISC-V Cores, SoC platforms and SoCs☆898Updated 4 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆935Updated 10 months ago
- Flexible Intermediate Representation for RTL☆748Updated last year
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,976Updated 4 months ago
- Random instruction generator for RISC-V processor verification☆1,171Updated 3 months ago
- chisel tutorial exercises and answers☆735Updated 3 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,886Updated 2 months ago
- RISC-V Formal Verification Framework☆610Updated 3 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,692Updated last year
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,413Updated 2 months ago
- SERV - The SErial RISC-V CPU☆1,651Updated last week
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,068Updated last year
- RISC-V Tools (ISA Simulator and Tests)☆1,167Updated 2 years ago
- 32-bit Superscalar RISC-V CPU☆1,100Updated 4 years ago
- The OpenPiton Platform☆730Updated last week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,981Updated this week
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆513Updated 10 months ago