pulp-platform / pulpinoLinks
An open-source microcontroller system based on RISC-V
☆980Updated last year
Alternatives and similar repositories for pulpino
Users that are interested in pulpino are comparing it to the libraries listed below
Sorting:
- Verilog library for ASIC and FPGA designers☆1,341Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,122Updated 4 months ago
- The root repo for lowRISC project and FPGA demos.☆600Updated 2 years ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆673Updated 3 months ago
- A small, light weight, RISC CPU soft core☆1,465Updated 2 months ago
- mor1kx - an OpenRISC 1000 processor IP core☆556Updated 2 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,646Updated last month
- Package manager and build abstraction tool for FPGA/ASIC development☆1,344Updated last week
- VeeR EH1 core☆900Updated 2 years ago
- A directory of Western Digital’s RISC-V SweRV Cores☆872Updated 5 years ago
- educational microarchitectures for risc-v isa☆720Updated last month
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,638Updated last week
- Random instruction generator for RISC-V processor verification☆1,177Updated 3 weeks ago
- RISC-V Cores, SoC platforms and SoCs☆897Updated 4 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆936Updated 11 months ago
- Support for Rocket Chip on Zynq FPGAs☆411Updated 6 years ago
- The OpenPiton Platform☆732Updated 3 weeks ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆444Updated 5 months ago
- 32-bit Superscalar RISC-V CPU☆1,106Updated 4 years ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆515Updated 10 months ago
- chisel tutorial exercises and answers☆733Updated 3 years ago
- Flexible Intermediate Representation for RTL☆748Updated last year
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,892Updated 3 months ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,981Updated 5 months ago
- A Linux-capable RISC-V multicore for and by the world☆741Updated 2 weeks ago
- RISC-V Formal Verification Framework☆610Updated 3 years ago
- RISC-V Tools (ISA Simulator and Tests)☆1,166Updated 2 years ago
- Linux on LiteX-VexRiscv☆665Updated last month
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,385Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,715Updated last year