An open-source microcontroller system based on RISC-V
☆1,062Feb 6, 2024Updated 2 years ago
Alternatives and similar repositories for pulpino
Users that are interested in pulpino are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,278Updated this week
- RISC-V CPU Core☆445Jun 24, 2025Updated last year
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆493May 8, 2026Updated 3 months ago
- The root repo for lowRISC project and FPGA demos.☆601Aug 3, 2023Updated 3 years ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆566Nov 26, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,366Jul 31, 2026Updated 3 weeks ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,029Aug 20, 2026Updated last week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,086Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆999Nov 15, 2024Updated last year
- Source files for SiFive's Freedom platforms☆1,147Jul 17, 2026Updated last month
- Rocket Chip Generator☆3,852Jun 2, 2026Updated 2 months ago
- ☆23Mar 15, 2025Updated last year
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆383Jul 12, 2017Updated 9 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,232Feb 11, 2026Updated 6 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A 32-bit Microcontroller featuring a RISC-V core☆165Feb 28, 2018Updated 8 years ago
- A directory of Western Digital’s RISC-V SweRV Cores☆882Mar 26, 2020Updated 6 years ago
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,851Mar 24, 2021Updated 5 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,453Updated this week
- Yet Another RISC-V Implementation☆101Sep 21, 2024Updated last year
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,226Updated this week
- VeeR EH1 core☆964Jul 16, 2026Updated last month
- GPGPU microprocessor architecture☆2,219Nov 8, 2024Updated last year
- educational microarchitectures for risc-v isa☆754Sep 1, 2025Updated 11 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,668Updated this week
- RTL, Cmodel, and testbench for NVDLA☆2,141Mar 2, 2022Updated 4 years ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆426Jul 10, 2026Updated last month
- Z-scale Microarchitectural Implementation of RV32 ISA☆55May 30, 2017Updated 9 years ago
- Functional verification project for the CORE-V family of RISC-V cores.☆713Aug 13, 2026Updated 2 weeks ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,369Aug 19, 2026Updated last week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,601May 12, 2026Updated 3 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆324Updated this week
- Yosys Open SYnthesis Suite☆4,715Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- RISC-V Formal Verification Framework☆634Apr 6, 2022Updated 4 years ago
- Common SystemVerilog components☆791Aug 21, 2026Updated last week
- An open source GPU based off of the AMD Southern Islands ISA.☆1,406Aug 18, 2025Updated last year
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆695Jul 16, 2025Updated last year
- The OpenPiton Platform☆810Feb 25, 2026Updated 6 months ago
- Chisel: A Modern Hardware Design Language☆4,764Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆632Jul 24, 2026Updated last month