The OpenPiton Platform
☆777Feb 25, 2026Updated 3 weeks ago
Alternatives and similar repositories for openpiton
Users that are interested in openpiton are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,851Updated this week
- A Linux-capable RISC-V multicore for and by the world☆784Updated this week
- Tile based architecture designed for computing efficiency, scalability and generality☆281Feb 20, 2026Updated last month
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆406Mar 17, 2026Updated last week
- BaseJump STL: A Standard Template Library for SystemVerilog☆654Jan 19, 2026Updated 2 months ago
- VeeR EH1 core☆931May 29, 2023Updated 2 years ago
- Open-source FPGA research and prototyping framework.☆210Aug 8, 2024Updated last year
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,183Mar 17, 2026Updated last week
- Random instruction generator for RISC-V processor verification☆1,265Mar 5, 2026Updated 2 weeks ago
- ☆261Dec 22, 2022Updated 3 years ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,157Feb 21, 2026Updated last month
- RISC-V RV64GC emulator designed for RTL co-simulation☆237Nov 20, 2024Updated last year
- Rocket Chip Generator☆3,722Feb 25, 2026Updated 3 weeks ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,111Mar 11, 2026Updated last week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆577Mar 11, 2026Updated last week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,528Updated this week
- GPGPU microprocessor architecture☆2,179Nov 8, 2024Updated last year
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆970Nov 15, 2024Updated last year
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,804Feb 17, 2026Updated last month
- The OpenPiton Platform☆28May 22, 2023Updated 2 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,197May 26, 2025Updated 9 months ago
- 32-bit Superscalar RISC-V CPU☆1,197Sep 18, 2021Updated 4 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 8 months ago
- ☆368Sep 12, 2025Updated 6 months ago
- RISC-V Formal Verification Framework☆625Apr 6, 2022Updated 3 years ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,003Mar 9, 2026Updated 2 weeks ago
- Common SystemVerilog components☆728Updated this week
- SystemVerilog to Verilog conversion☆709Nov 24, 2025Updated 4 months ago
- VeeR EL2 Core☆323Mar 12, 2026Updated last week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,075Feb 11, 2026Updated last month
- A Chisel RTL generator for network-on-chip interconnects☆226Nov 7, 2025Updated 4 months ago
- RTL, Cmodel, and testbench for NVDLA☆2,037Mar 2, 2022Updated 4 years ago
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆446Mar 6, 2026Updated 2 weeks ago
- SERV - The SErial RISC-V CPU☆1,766Feb 19, 2026Updated last month
- Package manager and build abstraction tool for FPGA/ASIC development☆1,396Feb 13, 2026Updated last month
- Flexible Intermediate Representation for RTL☆749Aug 20, 2024Updated last year
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆314Mar 6, 2026Updated 2 weeks ago
- OpenTitan: Open source silicon root of trust☆3,238Updated this week
- An open-source static random access memory (SRAM) compiler.☆1,021Mar 12, 2026Updated last week