The OpenPiton Platform
☆772Feb 25, 2026Updated this week
Alternatives and similar repositories for openpiton
Users that are interested in openpiton are comparing it to the libraries listed below
Sorting:
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,828Feb 25, 2026Updated last week
- A Linux-capable RISC-V multicore for and by the world☆769Feb 9, 2026Updated 3 weeks ago
- Tile based architecture designed for computing efficiency, scalability and generality☆279Feb 20, 2026Updated last week
- VeeR EH1 core☆929May 29, 2023Updated 2 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆649Jan 19, 2026Updated last month
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆404Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,149Updated this week
- Random instruction generator for RISC-V processor verification☆1,257Oct 1, 2025Updated 5 months ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆237Nov 20, 2024Updated last year
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,152Feb 21, 2026Updated last week
- ☆258Dec 22, 2022Updated 3 years ago
- Open-source FPGA research and prototyping framework.☆210Aug 8, 2024Updated last year
- Rocket Chip Generator☆3,696Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆570Oct 21, 2025Updated 4 months ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆963Nov 15, 2024Updated last year
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,774Feb 17, 2026Updated 2 weeks ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,190May 26, 2025Updated 9 months ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,083Feb 5, 2026Updated 3 weeks ago
- Common SystemVerilog components☆713Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,510Updated this week
- GPGPU microprocessor architecture☆2,179Nov 8, 2024Updated last year
- RISC-V Formal Verification Framework☆625Apr 6, 2022Updated 3 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 8 months ago
- 32-bit Superscalar RISC-V CPU☆1,179Sep 18, 2021Updated 4 years ago
- VeeR EL2 Core☆318Feb 23, 2026Updated last week
- SERV - The SErial RISC-V CPU☆1,757Feb 19, 2026Updated last week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,032Feb 11, 2026Updated 3 weeks ago
- SystemVerilog to Verilog conversion☆704Nov 24, 2025Updated 3 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,389Feb 13, 2026Updated 2 weeks ago
- ☆367Sep 12, 2025Updated 5 months ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆997Feb 25, 2026Updated last week
- An open-source static random access memory (SRAM) compiler.☆1,012Jan 16, 2026Updated last month
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆313Feb 20, 2026Updated last week
- FuseSoC-based SoC for VeeR EH1 and EL2☆335Dec 11, 2024Updated last year
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,717Sep 15, 2025Updated 5 months ago
- RTL, Cmodel, and testbench for NVDLA☆2,025Mar 2, 2022Updated 4 years ago
- Functional verification project for the CORE-V family of RISC-V cores.☆661Updated this week
- educational microarchitectures for risc-v isa☆740Sep 1, 2025Updated 6 months ago
- An Open-source FPGA IP Generator☆1,056Updated this week