user-xleo / DNN-AcceleratorLinks
A DNN Accelerator implemented with RTL.
☆64Updated 4 months ago
Alternatives and similar repositories for DNN-Accelerator
Users that are interested in DNN-Accelerator are comparing it to the libraries listed below
Sorting:
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- ☆111Updated 4 years ago
- Codes to implement MobileNet V2 in a FPGA☆25Updated 4 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆160Updated 5 years ago
- An LeNet RTL implement onto FPGA☆48Updated 7 years ago
- Hardware accelerator for convolutional neural networks☆45Updated 2 years ago
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆22Updated 4 years ago
- hls code zynq 7020 pynq z2 CNN☆85Updated 6 years ago
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆38Updated 10 months ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆51Updated 7 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆184Updated 7 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- The CNN based on the Xilinx Vivado HLS☆36Updated 3 years ago
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆37Updated 4 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆14Updated 10 months ago
- FPGA/AES/LeNet/VGG16☆103Updated 6 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆73Updated 3 months ago
- An HLS based winograd systolic CNN accelerator☆52Updated 3 years ago
- ☆65Updated 6 years ago
- An FPGA Accelerator for Transformer Inference☆82Updated 3 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆117Updated 3 weeks ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆113Updated 4 years ago
- ☆15Updated last year
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆28Updated 3 years ago
- Nuclei E203 with yolo accelerator based on xc7k325☆14Updated 10 months ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆36Updated last year