user-xleo / DNN-Accelerator
A DNN Accelerator implemented with RTL.
☆63Updated last month
Alternatives and similar repositories for DNN-Accelerator:
Users that are interested in DNN-Accelerator are comparing it to the libraries listed below
- ☆100Updated 4 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆77Updated 3 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆139Updated 5 years ago
- Codes to implement MobileNet V2 in a FPGA☆24Updated 4 years ago
- hls code zynq 7020 pynq z2 CNN☆79Updated 5 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆30Updated 5 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆173Updated 7 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆21Updated 3 years ago
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆37Updated 3 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- An LeNet RTL implement onto FPGA☆40Updated 6 years ago
- The second place winner for DAC-SDC 2020☆97Updated 2 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆15Updated 3 years ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆48Updated 6 years ago
- FPGA/AES/LeNet/VGG16☆94Updated 6 years ago
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆34Updated 6 months ago
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago
- Simulating implement of vgg16 network on Zynq-7020 FPGA☆36Updated 5 years ago
- Convolutional Neural Network Using High Level Synthesis☆84Updated 4 years ago
- ☆60Updated 6 years ago
- Zynq-7000 DPU TRD☆44Updated 5 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆111Updated 4 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆62Updated 6 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆22Updated 3 years ago
- Deploy CNN accelerator in embedded OS using SDSOC and Xilinx Ultrascale+ ZCU102 platform.☆25Updated 6 years ago
- 中文：☆95Updated 5 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆37Updated 5 years ago