user-xleo / DNN-Accelerator
A DNN Accelerator implemented with RTL.
☆61Updated last year
Related projects ⓘ
Alternatives and complementary repositories for DNN-Accelerator
- ☆93Updated 4 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆12Updated 3 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆129Updated 4 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆68Updated 2 years ago
- The second place winner for DAC-SDC 2020☆95Updated 2 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆20Updated 3 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- An LeNet RTL implement onto FPGA☆39Updated 6 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆166Updated 6 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆29Updated 5 years ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆118Updated 7 months ago
- ☆60Updated 5 years ago
- Codes to implement MobileNet V2 in a FPGA☆23Updated 3 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- hls code zynq 7020 pynq z2 CNN☆77Updated 5 years ago
- Simulating implement of vgg16 network on Zynq-7020 FPGA☆36Updated 5 years ago
- 中文：☆93Updated 4 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆20Updated last year
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆32Updated 2 months ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆110Updated 3 years ago
- Convolutional Neural Network Using High Level Synthesis☆83Updated 4 years ago
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆34Updated 4 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆47Updated 6 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆61Updated 6 years ago
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆29Updated 3 months ago
- A CNN accelerator design inspired by MIT Eyeriss project☆17Updated 3 years ago
- ☆13Updated last year
- FPGA/AES/LeNet/VGG16☆88Updated 6 years ago
- 使用FPGA实现CNN模型☆13Updated 5 years ago