user-xleo / DNN-AcceleratorLinks
A DNN Accelerator implemented with RTL.
☆67Updated 8 months ago
Alternatives and similar repositories for DNN-Accelerator
Users that are interested in DNN-Accelerator are comparing it to the libraries listed below
Sorting:
- ☆116Updated 5 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆192Updated 7 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆166Updated 5 years ago
- FPGA/AES/LeNet/VGG16☆108Updated 7 years ago
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- 中文:☆102Updated 5 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆187Updated last year
- A FPGA Based CNN accelerator, following Google's TPU V1.☆158Updated 6 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆114Updated 4 years ago
- FPGA and GPU acceleration of LeNet5☆34Updated 6 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆20Updated 4 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆222Updated 2 years ago
- Convolutional Neural Network Using High Level Synthesis☆88Updated 4 years ago
- An LeNet RTL implement onto FPGA☆49Updated 7 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆132Updated 4 months ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆186Updated last year
- Hardware accelerator for convolutional neural networks☆53Updated 3 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆100Updated last month
- FPGA☆158Updated last year
- ☆47Updated 7 years ago
- hls code zynq 7020 pynq z2 CNN☆82Updated 6 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆53Updated 7 years ago
- Codes to implement MobileNet V2 in a FPGA☆27Updated 4 years ago
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆64Updated 6 months ago
- ☆42Updated 4 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆40Updated last year
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆24Updated last year