A DNN Accelerator implemented with RTL.
☆69Jan 9, 2025Updated last year
Alternatives and similar repositories for DNN-Accelerator
Users that are interested in DNN-Accelerator are comparing it to the libraries listed below
Sorting:
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Apr 10, 2020Updated 5 years ago
- ☆10Jan 3, 2022Updated 4 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆13May 14, 2019Updated 6 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆12Aug 26, 2021Updated 4 years ago
- CNN accelerator using NoC architecture☆18Dec 6, 2018Updated 7 years ago
- A collection of tutorials for the fpgaConvNet framework.☆49Sep 20, 2024Updated last year
- 使用Verilog实现的CNN模块，可以方便的在FPGA项目中使用☆582Jun 18, 2018Updated 7 years ago
- 使用FPGA实现CNN模型☆15Jun 21, 2019Updated 6 years ago
- ☆19Dec 19, 2018Updated 7 years ago
- FPGA☆159Jun 29, 2024Updated last year
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆195Mar 20, 2024Updated last year
- Hardware accelerator for convolutional neural networks☆65Aug 9, 2022Updated 3 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆114Feb 22, 2021Updated 5 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆44Sep 26, 2023Updated 2 years ago
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆896Jul 29, 2024Updated last year
- ☆22Oct 26, 2022Updated 3 years ago
- OpenCL HLS based CNN Accelerator on Intel DE10 Nano FPGA.☆82Oct 3, 2023Updated 2 years ago
- yolov5-acceleration-fpga☆10Jun 25, 2025Updated 8 months ago
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 6 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆116Jun 24, 2017Updated 8 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆198Dec 15, 2017Updated 8 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆182Jun 20, 2024Updated last year
- A systolic array matrix multiplier☆30Sep 11, 2019Updated 6 years ago
- AI Accelerators-SC23-tutorial Repository☆11Nov 12, 2023Updated 2 years ago
- Multimedia SoC Design with Specialization on Application Acceleration with High-Level-Synthesis [2020 Fall]☆12Jun 15, 2021Updated 4 years ago
- This repository contains the hardware implementation for Static BFP convolution on FPGA☆10Oct 15, 2019Updated 6 years ago
- HLS_YOLOV3☆25Jan 11, 2024Updated 2 years ago
- Codes to implement MobileNet V2 in a FPGA☆28Dec 21, 2020Updated 5 years ago
- An LeNet RTL implement onto FPGA☆50May 4, 2018Updated 7 years ago
- Simulating implement of vgg16 network on Zynq-7020 FPGA☆43Mar 11, 2019Updated 6 years ago
- DMA core compatible with AHB3-Lite☆10Mar 30, 2019Updated 6 years ago
- a hardware task scheduler design☆10Sep 14, 2022Updated 3 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 6 years ago
- ☆14May 15, 2023Updated 2 years ago
- CNN accelerator implemented with Spinal HDL☆157Jan 29, 2024Updated 2 years ago
- This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.☆787Dec 10, 2019Updated 6 years ago
- This is just for Takk_Zynq_Labs test.☆27Jan 14, 2022Updated 4 years ago
- Traffic-Sign-Reognition☆14Dec 18, 2020Updated 5 years ago