user-xleo / DNN-Accelerator
A DNN Accelerator implemented with RTL.
☆63Updated 2 months ago
Alternatives and similar repositories for DNN-Accelerator:
Users that are interested in DNN-Accelerator are comparing it to the libraries listed below
- ☆103Updated 4 years ago
- The second place winner for DAC-SDC 2020☆97Updated 2 years ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆90Updated 3 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆46Updated 4 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆30Updated 5 years ago
- Convolutional Neural Network Using High Level Synthesis☆86Updated 4 years ago
- An LeNet RTL implement onto FPGA☆44Updated 6 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆147Updated 5 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆177Updated 7 years ago
- Codes to implement MobileNet V2 in a FPGA☆25Updated 4 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- Simulating implement of vgg16 network on Zynq-7020 FPGA☆38Updated 6 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆21Updated 4 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆54Updated last month
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆50Updated 6 years ago
- hls code zynq 7020 pynq z2 CNN☆79Updated 6 years ago
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆37Updated 7 months ago
- HLS code for a BNN accelerator☆15Updated 6 years ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆36Updated 4 years ago
- FPGA/AES/LeNet/VGG16☆99Updated 6 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆111Updated 4 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆37Updated 5 years ago
- An FPGA Accelerator for Transformer Inference☆78Updated 2 years ago
- The CNN based on the Xilinx Vivado HLS☆37Updated 3 years ago
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago
- 中文：☆97Updated 5 years ago
- ☆44Updated 6 years ago
- ☆39Updated 6 years ago