sumanth-kalluri / cnn_hardware_acclerator_for_fpgaLinks
This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Networks on FPGAs
☆185Updated last year
Alternatives and similar repositories for cnn_hardware_acclerator_for_fpga
Users that are interested in cnn_hardware_acclerator_for_fpga are comparing it to the libraries listed below
Sorting:
- Implementation of CNN using Verilog☆222Updated 7 years ago
- FPGA☆158Updated last year
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆156Updated last year
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆237Updated 6 years ago
- FPGA/AES/LeNet/VGG16☆104Updated 6 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆220Updated 2 years ago
- An LeNet RTL implement onto FPGA☆49Updated 7 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆152Updated 4 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆157Updated 2 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆96Updated last year
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆187Updated 9 months ago
- Convolutional Neural Network RTL-level Design☆66Updated 3 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆202Updated last year
- hls code zynq 7020 pynq z2 CNN☆83Updated 6 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆64Updated 6 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆72Updated 7 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆190Updated 7 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆164Updated 5 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆115Updated 2 years ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆254Updated 6 years ago
- Implement Tiny YOLO v3 on ZYNQ☆296Updated 3 months ago
- CNN accelerator implemented with Spinal HDL☆152Updated last year
- ☆277Updated last year
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 8 years ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆42Updated 2 years ago
- IC implementation of Systolic Array for TPU☆263Updated 9 months ago
- FPGA project☆224Updated 3 years ago
- ☆246Updated last year
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆57Updated 5 months ago