sumanth-kalluri / cnn_hardware_acclerator_for_fpga
This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Networks on FPGAs
☆177Updated last year
Alternatives and similar repositories for cnn_hardware_acclerator_for_fpga:
Users that are interested in cnn_hardware_acclerator_for_fpga are comparing it to the libraries listed below
- Implementation of CNN using Verilog☆212Updated 7 years ago
- FPGA☆154Updated 10 months ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆229Updated 6 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆196Updated 2 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆172Updated 6 months ago
- Convolutional Neural Network RTL-level Design☆51Updated 3 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆95Updated last year
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆150Updated 10 months ago
- hls code zynq 7020 pynq z2 CNN☆85Updated 6 years ago
- FPGA/AES/LeNet/VGG16☆103Updated 6 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆146Updated 4 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆199Updated last year
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- A convolutional neural network implemented in hardware (verilog)☆158Updated 7 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆145Updated 2 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆179Updated 7 years ago
- CNN accelerator implemented with Spinal HDL☆149Updated last year
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆102Updated last year
- FPGA accelerated TinyYOLO v2 object detection neural network☆71Updated 6 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆63Updated 6 years ago
- An LeNet RTL implement onto FPGA☆46Updated 7 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆157Updated 5 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 7 years ago
- IC implementation of Systolic Array for TPU☆232Updated 6 months ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆181Updated 8 years ago
- 中文:☆97Updated 5 years ago
- ☆108Updated 4 years ago
- ☆231Updated last year
- PYNQ学习资料☆163Updated 5 years ago
- ☆265Updated last year