MasLiang / CNN-On-FPGALinks
FPGA
☆159Updated last year
Alternatives and similar repositories for CNN-On-FPGA
Users that are interested in CNN-On-FPGA are comparing it to the libraries listed below
Sorting:
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆194Updated last year
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆139Updated 2 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆177Updated 2 years ago
- FPGA project☆235Updated 3 years ago
- [ICTA'21] First Prize Winner of the 2021 DIGILENT Cup, China College Integrated Circuit Competition☆263Updated last year
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆219Updated 3 months ago
- Implement Tiny YOLO v3 on ZYNQ☆305Updated 9 months ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆88Updated 3 years ago
- FPGA/AES/LeNet/VGG16☆109Updated 7 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆249Updated 7 years ago
- hls code zynq 7020 pynq z2 CNN☆89Updated 6 years ago
- An LeNet RTL implement onto FPGA☆50Updated 7 years ago
- 中文:☆108Updated 6 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆104Updated 2 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆86Updated 4 years ago
- A DNN Accelerator implemented with RTL.☆68Updated last year
- ☆300Updated last year
- some interesting demos for starters☆93Updated 3 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆240Updated 2 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆211Updated 2 years ago
- Simulating implement of vgg16 network on Zynq-7020 FPGA☆43Updated 6 years ago
- FPGA实现动态图像识别☆23Updated 5 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆162Updated 5 years ago
- 一个开源的FPGA神经网络加速器。☆184Updated 2 years ago
- CNN accelerator implemented with Spinal HDL☆157Updated last year
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆87Updated 10 months ago
- Convolutional Neural Network RTL-level Design☆72Updated 4 years ago
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆364Updated 2 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆67Updated 7 years ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆284Updated 7 years ago