MasLiang / CNN-On-FPGA
FPGA
☆152Updated 9 months ago
Alternatives and similar repositories for CNN-On-FPGA:
Users that are interested in CNN-On-FPGA are comparing it to the libraries listed below
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆172Updated last year
- ☆219Updated last year
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆140Updated last year
- FPGA project☆215Updated 2 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆226Updated 6 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆158Updated 5 months ago
- Implement Tiny YOLO v3 on ZYNQ☆286Updated 2 years ago
- hls code zynq 7020 pynq z2 CNN☆81Updated 6 years ago
- 网络训练、图像预处理以及部分hend 功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆92Updated last year
- 一个开源的FPGA神经网络加速器。☆157Updated last year
- 中文:☆97Updated 5 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆198Updated last year
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆73Updated 2 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆77Updated 3 years ago
- CNN accelerator implemented with Spinal HDL☆146Updated last year
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆477Updated 4 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆139Updated 4 years ago
- An LeNet RTL implement onto FPGA☆44Updated 6 years ago
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆316Updated last year
- FPGA Accelerator for CNN using Vivado HLS☆315Updated 3 years ago
- Convolutional Neural Network RTL-level Design☆49Updated 3 years ago
- ☆52Updated last year
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆331Updated last year
- Implementation of CNN using Verilog☆209Updated 7 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆186Updated last year
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆93Updated last year
- FPGA/AES/LeNet/VGG16☆99Updated 6 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆179Updated 7 years ago
- some interesting demos for starters☆73Updated 2 years ago
- 使用Verilog实现的CNN模块,可以方便的在FPGA项目中使用☆539Updated 6 years ago