MasLiang / CNN-On-FPGALinks
FPGA
☆158Updated last year
Alternatives and similar repositories for CNN-On-FPGA
Users that are interested in CNN-On-FPGA are comparing it to the libraries listed below
Sorting:
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆185Updated last year
- FPGA project☆224Updated 3 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆157Updated 2 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆115Updated 2 years ago
- ☆246Updated last year
- Implement Tiny YOLO v3 on ZYNQ☆296Updated 3 months ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆187Updated 9 months ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆78Updated 3 years ago
- FPGA/AES/LeNet/VGG16☆104Updated 6 years ago
- hls code zynq 7020 pynq z2 CNN☆83Updated 6 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆237Updated 6 years ago
- 中文:☆101Updated 5 years ago
- 一个开源的FPGA神经网络加速器。☆170Updated last year
- An LeNet RTL implement onto FPGA☆49Updated 7 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆80Updated 4 years ago
- some interesting demos for starters☆81Updated 2 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆220Updated 2 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆202Updated last year
- FPGA实现动态图像识别☆21Updated 5 years ago
- ☆277Updated last year
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆339Updated 2 years ago
- PYNQ学习资料☆164Updated 5 years ago
- Convolutional Neural Network RTL-level Design☆66Updated 3 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆96Updated last year
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆524Updated 4 years ago
- CNN accelerator implemented with Spinal HDL☆152Updated last year
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆254Updated 6 years ago
- A DNN Accelerator implemented with RTL.☆66Updated 6 months ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆152Updated 4 years ago
- Nuclei E203 with yolo accelerator based on xc7k325☆14Updated last year