MasLiang / CNN-On-FPGALinks
FPGA
☆155Updated 11 months ago
Alternatives and similar repositories for CNN-On-FPGA
Users that are interested in CNN-On-FPGA are comparing it to the libraries listed below
Sorting:
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆180Updated last year
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆152Updated 2 years ago
- ☆233Updated last year
- FPGA project☆221Updated 3 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆178Updated 7 months ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆107Updated last year
- Implement Tiny YOLO v3 on ZYNQ☆291Updated last month
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆234Updated 6 years ago
- hls code zynq 7020 pynq z2 CNN☆85Updated 6 years ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆76Updated 2 years ago
- 中文:☆101Updated 5 years ago
- some interesting demos for starters☆81Updated 2 years ago
- PYNQ学习资料☆164Updated 5 years ago
- CNN accelerator implemented with Spinal HDL☆149Updated last year
- Convolutional Neural Network RTL-level Design☆55Updated 3 years ago
- ☆52Updated 2 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆79Updated 4 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆200Updated last year
- 一个开源的FPGA神经网络加速器。☆164Updated last year
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆48Updated 3 months ago
- FPGA/AES/LeNet/VGG16☆103Updated 6 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆148Updated 4 years ago
- FPGA Accelerator for CNN using Vivado HLS☆317Updated 3 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆236Updated 4 years ago
- An LeNet RTL implement onto FPGA☆48Updated 7 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆175Updated last year
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆507Updated 4 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆184Updated 7 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆95Updated last year
- using xilinx xc6slx45 to implement mnist net☆83Updated 6 years ago