flymin / vgg16-on-ZynqLinks
Simulating implement of vgg16 network on Zynq-7020 FPGA
☆40Updated 6 years ago
Alternatives and similar repositories for vgg16-on-Zynq
Users that are interested in vgg16-on-Zynq are comparing it to the libraries listed below
Sorting:
- FPGA/AES/LeNet/VGG16☆103Updated 6 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- Simulating implement of LeNet network on Zynq-7020 FPGA☆28Updated 6 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- 使用FPGA实现CNN模型☆15Updated 5 years ago
- An LeNet RTL implement onto FPGA☆48Updated 7 years ago
- ☆111Updated 4 years ago
- A DNN Accelerator implemented with RTL.☆64Updated 4 months ago
- verilog实现TPU中的脉动阵列计算卷积的module☆117Updated 3 weeks ago
- hls code zynq 7020 pynq z2 CNN☆85Updated 6 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆160Updated 5 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆48Updated 2 months ago
- Deep Learning Accelerator (Convolution Neural Networks)☆184Updated 7 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- Hardware accelerator for convolutional neural networks☆45Updated 2 years ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- 中文:☆101Updated 5 years ago
- ☆46Updated 7 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆73Updated 3 months ago
- ☆39Updated 4 years ago
- Convolutional Neural Network RTL-level Design☆55Updated 3 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆70Updated 5 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆31Updated 2 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆180Updated last year
- verilog实现systolic array及配套IO☆8Updated 6 months ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆152Updated 2 years ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆37Updated 4 years ago
- CNN accelerator implemented with Spinal HDL☆149Updated last year
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆33Updated 4 years ago