flymin / vgg16-on-Zynq
Simulating implement of vgg16 network on Zynq-7020 FPGA
☆36Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for vgg16-on-Zynq
- Simulating implement of LeNet network on Zynq-7020 FPGA☆28Updated 5 years ago
- FPGA/AES/LeNet/VGG16☆88Updated 6 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆68Updated 2 years ago
- hls code zynq 7020 pynq z2 CNN☆77Updated 5 years ago
- 中文:☆91Updated 4 years ago
- ☆93Updated 4 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆128Updated 4 years ago
- An LeNet RTL implement onto FPGA☆38Updated 6 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆106Updated 7 years ago
- The CNN based on the Xilinx Vivado HLS☆35Updated 3 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆165Updated 6 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆158Updated 7 months ago
- achieve softmax in PYNQ with heterogeneous computing.☆61Updated 6 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆12Updated 3 years ago
- Convolutional Neural Network Using High Level Synthesis☆83Updated 4 years ago
- A DNN Accelerator implemented with RTL.☆61Updated last year
- Convolutional Neural Network RTL-level Design☆31Updated 3 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆162Updated last year
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆111Updated 7 months ago
- 使用FPGA实现CNN模型☆13Updated 5 years ago
- ☆43Updated 6 years ago
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆34Updated 4 years ago
- The second place winner for DAC-SDC 2020☆96Updated 2 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆29Updated 5 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆127Updated last year
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆35Updated 4 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆68Updated 3 years ago
- CNN accelerator implemented with Spinal HDL☆134Updated 9 months ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆67Updated 5 years ago