flymin / vgg16-on-ZynqLinks
Simulating implement of vgg16 network on Zynq-7020 FPGA
☆41Updated 6 years ago
Alternatives and similar repositories for vgg16-on-Zynq
Users that are interested in vgg16-on-Zynq are comparing it to the libraries listed below
Sorting:
- FPGA/AES/LeNet/VGG16☆102Updated 6 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- Simulating implement of LeNet network on Zynq-7020 FPGA☆28Updated 6 years ago
- ☆112Updated 4 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆186Updated 7 years ago
- An LeNet RTL implement onto FPGA☆48Updated 7 years ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆37Updated 4 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆118Updated last month
- 中文:☆101Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 5 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆162Updated 5 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- A DNN Accelerator implemented with RTL.☆64Updated 5 months ago
- 使用FPGA实现CNN模型☆15Updated 6 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆63Updated 6 years ago
- verilog实现systolic array及配套IO☆8Updated 6 months ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆180Updated last year
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 8 years ago
- hls code zynq 7020 pynq z2 CNN☆84Updated 6 years ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆54Updated 3 months ago
- Convolutional accelerator kernel, target ASIC & FPGA☆211Updated 2 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆155Updated 5 years ago
- ☆65Updated 6 years ago
- Convolution Neural Network of vgg19 model in verilog☆47Updated 7 years ago
- Convolutional Neural Network RTL-level Design☆58Updated 3 years ago
- ☆39Updated 4 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆180Updated 7 months ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆34Updated 4 years ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆40Updated 2 years ago