cspool / yolov5-accelLinks
yolov5-acceleration-fpga
☆10Updated 6 months ago
Alternatives and similar repositories for yolov5-accel
Users that are interested in yolov5-accel are comparing it to the libraries listed below
Sorting:
- Nuclei E203 with yolo accelerator based on xc7k325☆19Updated last year
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆30Updated 3 years ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆87Updated 10 months ago
- A DNN Accelerator implemented with RTL.☆68Updated last year
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆139Updated 2 years ago
- This repository contains all the necessary material to implement a YOLOv3 object detection algorithm on the PYNQ-Z2 FPGA. There is a step…☆97Updated 9 months ago
- verilog实现systolic array及配套IO☆11Updated last year
- ☆56Updated 2 years ago
- Low-Precision YOLO on PYNQ with FINN☆34Updated 2 years ago
- [ICTA'21] First Prize Winner of the 2021 DIGILENT Cup, China College Integrated Circuit Competition☆263Updated last year
- ☆124Updated 5 years ago
- a Real-time image recognition project with RTL accelerator and ZYNQ Architecture☆67Updated last year
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆176Updated 2 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆37Updated last year
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- HLS_YOLOV3☆25Updated 2 years ago
- Implement Tiny YOLO v3 on ZYNQ☆306Updated 8 months ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆222Updated last year
- Convolutional accelerator kernel, target ASIC & FPGA☆238Updated 2 years ago
- FPGA/AES/LeNet/VGG16☆109Updated 7 years ago
- FPGA☆159Updated last year
- 可运行☆38Updated 3 years ago
- ☆10Updated last month
- Codes to implement MobileNet V2 in a FPGA☆28Updated 5 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆28Updated 4 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆125Updated 5 months ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆218Updated 2 months ago
- verilog实现TPU中的脉动阵列计算卷积的module☆152Updated 8 months ago
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆41Updated last year
- some interesting demos for starters☆93Updated 3 years ago