vfinotti / ahb3lite_dmaLinks
DMA core compatible with AHB3-Lite
☆10Updated 6 years ago
Alternatives and similar repositories for ahb3lite_dma
Users that are interested in ahb3lite_dma are comparing it to the libraries listed below
Sorting:
- ☆16Updated 6 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Updated 4 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆24Updated 5 years ago
- ☆26Updated 4 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆22Updated 5 years ago
- ☆20Updated 3 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Updated 9 years ago
- Direct Access Memory for MPSoC☆13Updated 3 months ago
- ☆12Updated 9 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆17Updated 11 years ago
- Verification IP for UART protocol☆20Updated 5 years ago
- Verification IP for Watchdog☆11Updated 4 years ago
- ☆20Updated 2 years ago
- ☆13Updated 6 months ago
- 位宽和深度可定制的异步FIFO☆13Updated last year
- A UVM verification with a APB BFM (Bus functional model), connected to two write-only DAC and two read-only ADC slaves. The sequence gene…☆15Updated 7 years ago
- Verification of Ethernet Switch System Verilog☆11Updated 8 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆38Updated 8 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆15Updated 2 years ago
- ☆17Updated 10 years ago
- 包括同步FIFO(输入输出位宽相同),异步FIFO(输入输出位宽相同),异步FIFO(能实现输出数据位宽是输入数据位宽的1/2或2倍)☆21Updated 2 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆14Updated 5 years ago
- ☆14Updated 6 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 8 years ago
- RTL code of some arbitration algorithm☆14Updated 6 years ago
- Implementation of the PCIe physical layer☆48Updated 2 months ago
- AXI4 with a FIFO integrated with VIP☆21Updated last year
- 平头哥无剑100开源SoC平台(双核E902,安全启动,BootROM,IOPMP,Mailbox,RSA-2048,SHA-2, WS2812,Flash)☆21Updated 2 years ago