vfinotti / ahb3lite_dmaLinks
DMA core compatible with AHB3-Lite
☆10Updated 6 years ago
Alternatives and similar repositories for ahb3lite_dma
Users that are interested in ahb3lite_dma are comparing it to the libraries listed below
Sorting:
- ☆16Updated 6 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Updated 5 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆24Updated 6 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Updated 10 years ago
- ☆12Updated 10 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- 位宽和深度可定制的异步FIFO☆13Updated last year
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆22Updated 6 years ago
- Direct Access Memory for MPSoC☆13Updated this week
- ☆26Updated 4 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆18Updated 11 years ago
- Verification IP for UART protocol☆20Updated 5 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 7 years ago
- ☆14Updated 9 months ago
- Verification IP for Watchdog☆12Updated 4 years ago
- RTL code of some arbitration algorithm☆15Updated 6 years ago
- 平头哥无剑100开源SoC平台(双核E902,安全启动,BootROM,IOPMP,Mailbox,RSA-2048,SHA-2, WS2812,Flash)☆22Updated 2 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆13Updated last year
- WISHBONE DMA/Bridge IP Core☆18Updated 11 years ago
- ☆20Updated 3 years ago
- Simple demo showing how to use the ping pong FIFO☆16Updated 9 years ago
- ☆14Updated 6 years ago
- ☆17Updated 10 years ago
- Verification of Ethernet Switch System Verilog☆11Updated 9 years ago
- UVM testbench for verifying the Pulpino SoC☆14Updated 5 years ago
- ☆20Updated 3 years ago
- ☆22Updated 6 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆16Updated 5 years ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Updated 6 years ago
- UVM verification platform for DW_apb_i2c IP core(Master Mode)☆11Updated 2 years ago