vfinotti / ahb3lite_dma
DMA core compatible with AHB3-Lite
☆10Updated 5 years ago
Alternatives and similar repositories for ahb3lite_dma:
Users that are interested in ahb3lite_dma are comparing it to the libraries listed below
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 4 years ago
- ☆16Updated 5 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆11Updated 4 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆18Updated 5 years ago
- ☆18Updated 2 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆18Updated 6 years ago
- verification of simple axi-based cache☆18Updated 5 years ago
- ☆14Updated 5 years ago
- RTL code of some arbitration algorithm☆13Updated 5 years ago
- ☆12Updated 9 years ago
- Design and UVM-TB of RISC -V Microprocessor☆14Updated 8 months ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆30Updated 6 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆16Updated 10 years ago
- ITMO SystemC & Verilog assignments - AMBA AHB and SPI☆21Updated 7 years ago
- 100 MB/s Ethernet MAC Layer Switch☆14Updated 10 years ago
- ☆20Updated 5 years ago
- 异步FIFO的内部实现☆24Updated 6 years ago
- ☆25Updated 3 years ago
- ☆9Updated 4 years ago
- ☆18Updated 2 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆12Updated 9 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆11Updated last year
- UVM testbench for verifying the Pulpino SoC☆13Updated 4 years ago
- A UVM verification with a APB BFM (Bus functional model), connected to two write-only DAC and two read-only ADC slaves. The sequence gene…☆14Updated 6 years ago
- Verification IP for UART protocol☆16Updated 4 years ago
- AHB DMA 32 / 64 bits☆53Updated 10 years ago
- commit rtl and build cosim env☆14Updated last year
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆41Updated 9 months ago
- 位宽和深度可定制的异步FIFO☆13Updated 9 months ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 7 years ago