yuehniu / CNN.frequencyFPGA
CNN Accelerator in Frequency Domain
☆12Updated 4 years ago
Alternatives and similar repositories for CNN.frequencyFPGA:
Users that are interested in CNN.frequencyFPGA are comparing it to the libraries listed below
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆17Updated last year
- CNN-Accelerator based on FPGA developed by verilog HDL.☆9Updated 3 years ago
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆13Updated 4 years ago
- Designs for finalist teams of the DAC System Design Contest☆36Updated 4 years ago
- DMA controller for CNN accelerator☆13Updated 7 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆12Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- tpu-systolic-array-weight-stationary☆20Updated 3 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆14Updated 3 years ago
- 2020 xilinx summer school☆17Updated 4 years ago
- LSTM neural network (verilog)☆13Updated 6 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆22Updated 3 years ago
- A CNN accelerator design inspired by MIT Eyeriss project☆17Updated 3 years ago
- Hardware accelerator for convolutional neural networks☆34Updated 2 years ago
- CNN accelerator using NoC architecture☆15Updated 6 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- ☆24Updated 5 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆10Updated 3 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆11Updated 3 years ago
- ☆33Updated 5 years ago
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆14Updated last year
- ☆21Updated 2 years ago
- A collection of tutorials for the fpgaConvNet framework.☆38Updated 4 months ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆36Updated 4 years ago
- Deep learning accelerator for convolutional layer (convolution operation) and fully-connected layer(matrix-multiplication).☆20Updated 6 years ago
- Open-source of MSD framework☆16Updated last year
- ☆26Updated 2 years ago
- An HLS based winograd systolic CNN accelerator☆49Updated 3 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆30Updated 5 years ago