yuehniu / CNN.frequencyFPGALinks
CNN Accelerator in Frequency Domain
☆12Updated 5 years ago
Alternatives and similar repositories for CNN.frequencyFPGA
Users that are interested in CNN.frequencyFPGA are comparing it to the libraries listed below
Sorting:
- CNN-Accelerator based on FPGA developed by verilog HDL.☆10Updated 3 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆16Updated 2 years ago
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆16Updated 5 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- DMA controller for CNN accelerator☆14Updated 8 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- ☆35Updated 6 years ago
- ☆17Updated 2 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆37Updated 5 years ago
- Hardware accelerator for convolutional neural networks☆57Updated 3 years ago
- ☆20Updated 3 years ago
- ☆26Updated 2 years ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆38Updated 6 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 3 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆21Updated 2 years ago
- 2020 xilinx summer school☆18Updated 5 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆27Updated 3 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 6 years ago
- A collection of tutorials for the fpgaConvNet framework.☆45Updated last year
- EE 272B - VLSI Design Project☆13Updated 4 years ago
- ☆29Updated 6 months ago
- Deploy CNN accelerator in embedded OS using SDSOC and Xilinx Ultrascale+ ZCU102 platform.☆25Updated 7 years ago
- ☆21Updated 3 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆29Updated 4 years ago
- ☆27Updated 6 years ago
- ☆70Updated 6 years ago
- MIPS Processor, BNN Accelerator, AXI4 interface, Cache Controller and LRU replacement☆12Updated 2 years ago
- An LSTM template and a few examples using Vivado HLS☆45Updated last year