yuehniu / CNN.frequencyFPGALinks
CNN Accelerator in Frequency Domain
☆12Updated 5 years ago
Alternatives and similar repositories for CNN.frequencyFPGA
Users that are interested in CNN.frequencyFPGA are comparing it to the libraries listed below
Sorting:
- CNN-Accelerator based on FPGA developed by verilog HDL.☆10Updated 3 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆17Updated 2 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- ☆34Updated 6 years ago
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆16Updated 4 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆37Updated 6 years ago
- An HLS based winograd systolic CNN accelerator☆53Updated 4 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- Hardware accelerator for convolutional neural networks☆50Updated 3 years ago
- DMA controller for CNN accelerator☆14Updated 8 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆24Updated 3 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- ☆28Updated 4 months ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆37Updated 5 years ago
- Deploy CNN accelerator in embedded OS using SDSOC and Xilinx Ultrascale+ ZCU102 platform.☆25Updated 7 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 3 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆12Updated 6 years ago
- ☆65Updated 6 years ago
- A collection of tutorials for the fpgaConvNet framework.☆44Updated 11 months ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- Open-source of MSD framework☆16Updated last year
- [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores☆12Updated 3 years ago
- 2020 xilinx summer school☆17Updated 5 years ago
- ☆17Updated 2 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- ☆20Updated 3 years ago
- ☆26Updated 2 years ago
- ☆72Updated 2 years ago
- An LSTM template and a few examples using Vivado HLS☆45Updated last year
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆12Updated 4 years ago