thedatabusdotio / fpga-ml-acceleratorView external linksLinks
This repository hosts the code for an FPGA based accelerator for convolutional neural networks
☆181Jun 20, 2024Updated last year
Alternatives and similar repositories for fpga-ml-accelerator
Users that are interested in fpga-ml-accelerator are comparing it to the libraries listed below
Sorting:
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆194Mar 20, 2024Updated last year
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Apr 10, 2020Updated 5 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆163Dec 13, 2020Updated 5 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆105Dec 14, 2023Updated 2 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆197Dec 15, 2017Updated 8 years ago
- LSTM neural network (verilog)☆15Dec 5, 2018Updated 7 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆16Jun 5, 2023Updated 2 years ago
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆575Feb 19, 2021Updated 4 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆21Feb 28, 2021Updated 4 years ago
- EE 272B - VLSI Design Project☆15Jun 24, 2021Updated 4 years ago
- ES-203 Computer Organization & Architecture CNN on FPGA board☆17Feb 23, 2022Updated 3 years ago
- A DNN Accelerator implemented with RTL.☆69Jan 9, 2025Updated last year
- FPGA/AES/LeNet/VGG16☆108Sep 9, 2018Updated 7 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆41Jul 31, 2024Updated last year
- This repository contains lectures designed for an introduction to RISC-v and it's capabilities.☆10Sep 19, 2025Updated 4 months ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆71Jun 11, 2019Updated 6 years ago
- Feed-forward neural networks can be trained based on a gradient-descent based backpropagation algorithm. But, these algorithms require mo…☆12Jul 4, 2020Updated 5 years ago
- ☆12May 29, 2020Updated 5 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆64Jul 28, 2021Updated 4 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆249Dec 29, 2018Updated 7 years ago
- Hardware accelerator for convolutional neural networks☆65Aug 9, 2022Updated 3 years ago
- 使用Verilog实现的CNN模块，可以方便的在FPGA项目中使用☆580Jun 18, 2018Updated 7 years ago
- An FPGA design for simulating biological neurons☆17Jul 5, 2024Updated last year
- WISHBONE Interconnect☆11Oct 1, 2017Updated 8 years ago
- This repository is an excuse to learn about Convolutional Neural Networks by implementing one in FPGA. The main goal is to learn, and to …☆12Jul 12, 2020Updated 5 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆75Mar 30, 2023Updated 2 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆242Apr 10, 2023Updated 2 years ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆383Dec 27, 2023Updated 2 years ago
- This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.☆785Dec 10, 2019Updated 6 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆187Jan 28, 2017Updated 9 years ago
- CNN Accelerator in Frequency Domain☆12Feb 22, 2020Updated 5 years ago
- ☆30Jun 8, 2022Updated 3 years ago
- ☆301Mar 3, 2024Updated last year
- CNN acceleration on virtex-7 FPGA with verilog HDL☆473Feb 27, 2018Updated 7 years ago
- [ICTA'21] First Prize Winner of the 2021 DIGILENT Cup, China College Integrated Circuit Competition☆267Apr 1, 2024Updated last year
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆29Jul 14, 2021Updated 4 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆38Jun 2, 2021Updated 4 years ago
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆890Jul 29, 2024Updated last year
- FPGA☆159Jun 29, 2024Updated last year