thedatabusdotio / fpga-ml-acceleratorLinks
This repository hosts the code for an FPGA based accelerator for convolutional neural networks
☆163Updated last year
Alternatives and similar repositories for fpga-ml-accelerator
Users that are interested in fpga-ml-accelerator are comparing it to the libraries listed below
Sorting:
- Convolutional accelerator kernel, target ASIC & FPGA☆227Updated 2 years ago
- IC implementation of Systolic Array for TPU☆280Updated 11 months ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆187Updated last year
- Implementation of CNN using Verilog☆223Updated 7 years ago
- Convolutional Neural Network RTL-level Design☆70Updated 3 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆157Updated 4 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆169Updated 5 years ago
- ☆285Updated last year
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆35Updated 5 years ago
- Convolutional Neural Network Using High Level Synthesis☆88Updated 5 years ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆45Updated 2 years ago
- FPGA/AES/LeNet/VGG16☆108Updated 7 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆194Updated 7 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆132Updated 4 months ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆109Updated 2 months ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆104Updated 5 years ago
- IC implementation of TPU☆132Updated 5 years ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆21Updated last year
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆192Updated last year
- achieve softmax in PYNQ with heterogeneous computing.☆65Updated 6 years ago
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆35Updated 3 years ago
- ☆118Updated 5 years ago
- CNN accelerator implemented with Spinal HDL☆152Updated last year
- An LeNet RTL implement onto FPGA☆49Updated 7 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆91Updated 6 years ago
- An AXI4 crossbar implementation in SystemVerilog☆175Updated last month
- SystemVerilog files for lab project on a DNN hardware accelerator☆17Updated 4 years ago
- ☆42Updated 4 years ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆57Updated last year