thedatabusdotio / fpga-ml-accelerator
This repository hosts the code for an FPGA based accelerator for convolutional neural networks
☆144Updated 9 months ago
Alternatives and similar repositories for fpga-ml-accelerator:
Users that are interested in fpga-ml-accelerator are comparing it to the libraries listed below
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆172Updated last year
- Convolutional accelerator kernel, target ASIC & FPGA☆184Updated last year
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆147Updated 5 years ago
- Convolutional Neural Network RTL-level Design☆49Updated 3 years ago
- IC implementation of Systolic Array for TPU☆207Updated 5 months ago
- Implementation of CNN using Verilog☆209Updated 7 years ago
- ☆104Updated 4 years ago
- Convolutional Neural Network Using High Level Synthesis☆85Updated 4 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆138Updated 4 years ago
- AXI DMA 32 / 64 bits☆109Updated 10 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆179Updated 7 years ago
- An LeNet RTL implement onto FPGA☆44Updated 6 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆90Updated 3 years ago
- An AXI4 crossbar implementation in SystemVerilog☆138Updated last month
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 5 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆138Updated last year
- 数字IC秋招项目、手撕代码☆34Updated 11 months ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆33Updated 2 years ago
- FPGA/AES/LeNet/VGG16☆99Updated 6 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆93Updated 4 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆157Updated last year
- achieve softmax in PYNQ with heterogeneous computing.☆63Updated 6 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆156Updated 4 months ago
- AXI总线连接器☆96Updated 5 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆82Updated 5 years ago
- 3 layern artificial ANN to recognize handwritten digits and implement in FPGA☆8Updated 4 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆119Updated 3 years ago
- 3×3脉动阵列乘法器☆43Updated 5 years ago
- CNN accelerator implemented with Spinal HDL☆146Updated last year
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago