thedatabusdotio / fpga-ml-acceleratorLinks
This repository hosts the code for an FPGA based accelerator for convolutional neural networks
☆152Updated 11 months ago
Alternatives and similar repositories for fpga-ml-accelerator
Users that are interested in fpga-ml-accelerator are comparing it to the libraries listed below
Sorting:
- Convolutional accelerator kernel, target ASIC & FPGA☆205Updated 2 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆180Updated last year
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆160Updated 5 years ago
- Implementation of CNN using Verilog☆217Updated 7 years ago
- IC implementation of Systolic Array for TPU☆246Updated 7 months ago
- Convolutional Neural Network RTL-level Design☆55Updated 3 years ago
- AXI DMA 32 / 64 bits☆114Updated 10 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆184Updated 7 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆117Updated 3 weeks ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆148Updated 4 years ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆40Updated 2 years ago
- AXI总线连接器☆97Updated 5 years ago
- An AXI4 crossbar implementation in SystemVerilog☆156Updated 3 weeks ago
- An LeNet RTL implement onto FPGA☆48Updated 7 years ago
- 3×3脉动阵列乘法器☆45Updated 5 years ago
- ☆111Updated 4 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆63Updated 6 years ago
- FPGA/AES/LeNet/VGG16☆103Updated 6 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆85Updated 6 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆75Updated last year
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆175Updated last year
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆33Updated 4 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆126Updated 4 years ago
- 数字IC秋招项目、手撕代码☆35Updated last year
- Some useful documents of Synopsys☆72Updated 3 years ago
- CNN accelerator implemented with Spinal HDL☆149Updated last year
- 3 layern artificial ANN to recognize handwritten digits and implement in FPGA☆8Updated 4 years ago