thedatabusdotio / fpga-ml-acceleratorLinks
This repository hosts the code for an FPGA based accelerator for convolutional neural networks
☆156Updated last year
Alternatives and similar repositories for fpga-ml-accelerator
Users that are interested in fpga-ml-accelerator are comparing it to the libraries listed below
Sorting:
- Convolutional accelerator kernel, target ASIC & FPGA☆220Updated 2 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆185Updated last year
- Implementation of CNN using Verilog☆222Updated 7 years ago
- IC implementation of Systolic Array for TPU☆263Updated 9 months ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆164Updated 5 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆152Updated 4 years ago
- Convolutional Neural Network RTL-level Design☆66Updated 3 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆34Updated 5 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆190Updated 7 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆128Updated 2 months ago
- An LeNet RTL implement onto FPGA☆49Updated 7 years ago
- FPGA/AES/LeNet/VGG16☆104Updated 6 years ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆42Updated 2 years ago
- IC implementation of TPU☆128Updated 5 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆93Updated 2 weeks ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆34Updated 3 years ago
- ☆277Updated last year
- ☆113Updated 5 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆157Updated 2 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆237Updated 6 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆182Updated last year
- ☆43Updated 4 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆187Updated 9 months ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- AXI DMA 32 / 64 bits☆116Updated 11 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆64Updated 6 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆19Updated last year
- AXI总线连接器☆103Updated 5 years ago