8krisv / CNN-ACCELERATORLinks
Hardware accelerator for convolutional neural networks
☆50Updated 3 years ago
Alternatives and similar repositories for CNN-ACCELERATOR
Users that are interested in CNN-ACCELERATOR are comparing it to the libraries listed below
Sorting:
- Systolic array based simple TPU for CNN on PYNQ-Z2☆35Updated 3 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- ☆113Updated 5 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆39Updated last year
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆164Updated 5 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆97Updated last month
- verilog实现TPU中的脉动阵列计算卷积的module☆129Updated 3 months ago
- ☆65Updated 6 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆23Updated last year
- Convolutional accelerator kernel, target ASIC & FPGA☆222Updated 2 years ago
- ☆43Updated 4 years ago
- Verilog implementation of Softmax function☆67Updated 3 years ago
- A collection of tutorials for the fpgaConvNet framework.☆45Updated 11 months ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆139Updated 5 months ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆104Updated 4 years ago
- ☆14Updated 2 years ago
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆41Updated last year
- This repository contains full code of Softmax Layer in Verilog☆18Updated 5 years ago
- ☆34Updated 6 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆85Updated 7 months ago
- Deep Learning Accelerator (Convolution Neural Networks)☆191Updated 7 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆31Updated 4 years ago
- IC implementation of TPU☆128Updated 5 years ago
- A CNN accelerator design inspired by MIT Eyeriss project☆17Updated 4 years ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆18Updated 6 years ago
- eyeriss-chisel3☆41Updated 3 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆12Updated 4 years ago