8krisv / CNN-ACCELERATORLinks
Hardware accelerator for convolutional neural networks
☆47Updated 2 years ago
Alternatives and similar repositories for CNN-ACCELERATOR
Users that are interested in CNN-ACCELERATOR are comparing it to the libraries listed below
Sorting:
- ☆113Updated 4 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆83Updated 4 months ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆163Updated 5 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆33Updated 3 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆38Updated last year
- verilog实现TPU中的脉动阵列计算卷积的module☆121Updated 2 months ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆216Updated 2 years ago
- ☆65Updated 6 years ago
- A collection of tutorials for the fpgaConvNet framework.☆42Updated 9 months ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆21Updated 4 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆35Updated 5 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- Verilog implementation of Softmax function☆67Updated 2 years ago
- IC implementation of TPU☆127Updated 5 years ago
- eyeriss-chisel3☆41Updated 3 years ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆18Updated 6 years ago
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆40Updated 11 months ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆17Updated 11 months ago
- An HLS based winograd systolic CNN accelerator☆53Updated 3 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆76Updated last year
- This repository contains full code of Softmax Layer in Verilog☆18Updated 4 years ago
- ☆41Updated 4 years ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆73Updated 5 months ago
- Deep Learning Accelerator (Convolution Neural Networks)☆188Updated 7 years ago
- Convolutional Neural Network Using High Level Synthesis☆86Updated 4 years ago
- 3×3脉动阵列乘法器☆45Updated 5 years ago
- FPGA based Vision Transformer accelerator (Harvard CS205)☆125Updated 5 months ago