8krisv / CNN-ACCELERATORLinks
Hardware accelerator for convolutional neural networks
☆53Updated 3 years ago
Alternatives and similar repositories for CNN-ACCELERATOR
Users that are interested in CNN-ACCELERATOR are comparing it to the libraries listed below
Sorting:
- Systolic array based simple TPU for CNN on PYNQ-Z2☆35Updated 3 years ago
- ☆116Updated 5 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆105Updated last month
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆166Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆40Updated last year
- verilog实现TPU中的脉动阵列计算卷积的module☆132Updated 4 months ago
- tpu-systolic-array-weight-stationary☆25Updated 4 years ago
- ☆66Updated 6 years ago
- ☆42Updated 4 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆25Updated last year
- Convolutional accelerator kernel, target ASIC & FPGA☆225Updated 2 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆104Updated 4 years ago
- IC implementation of TPU☆131Updated 5 years ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆87Updated 8 months ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆147Updated 6 months ago
- FPGA based Vision Transformer accelerator (Harvard CS205)☆129Updated 7 months ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆193Updated 7 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆20Updated 4 years ago
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆41Updated last year
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆12Updated last year
- A systolic array matrix multiplier☆25Updated 6 years ago
- A collection of tutorials for the fpgaConvNet framework.☆45Updated last year
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆12Updated 4 years ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆64Updated 6 months ago
- Convolutional Neural Network Using High Level Synthesis☆88Updated 4 years ago
- ☆35Updated 6 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆59Updated 4 years ago