zhongguanggong / ggz
使用FPGA实现CNN模型
☆14Updated 5 years ago
Alternatives and similar repositories for ggz:
Users that are interested in ggz are comparing it to the libraries listed below
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 5 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- An LeNet RTL implement onto FPGA☆45Updated 6 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆22Updated 4 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆37Updated 4 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆30Updated 4 years ago
- FPGA/AES/LeNet/VGG16☆102Updated 6 years ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆30Updated 2 years ago
- Simulating implement of vgg16 network on Zynq-7020 FPGA☆40Updated 6 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆9Updated 4 years ago
- FPGA实现动态图像识别☆20Updated 4 years ago
- A DNN Accelerator implemented with RTL.☆63Updated 3 months ago
- ☆107Updated 4 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆33Updated 5 years ago
- A project on hardware design for convolutional neural network. This neural network is of 2 layers with 400 inputs in the first layer. Thi…☆18Updated 7 years ago
- ☆45Updated 6 years ago
- ☆63Updated 6 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Updated 5 years ago
- 3×3脉动阵列乘法器☆44Updated 5 years ago
- Hardware accelerator for convolutional neural networks☆43Updated 2 years ago
- Convolutional Neural Network Using High Level Synthesis☆86Updated 4 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆98Updated 3 years ago
- tpu-systolic-array-weight-stationary☆24Updated 3 years ago
- upgrade to e203 (a risc-v core)☆42Updated 4 years ago
- hls code zynq 7020 pynq z2 CNN☆84Updated 6 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆63Updated 2 months ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆15Updated 5 years ago
- ☆10Updated 3 years ago