zhongguanggong / ggzLinks
使用FPGA实现CNN模型
☆15Updated 5 years ago
Alternatives and similar repositories for ggz
Users that are interested in ggz are comparing it to the libraries listed below
Sorting:
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 5 years ago
- An LeNet RTL implement onto FPGA☆48Updated 7 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- FPGA实现动态图像识别☆22Updated 4 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆22Updated 4 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆34Updated 4 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- 3×3脉动阵列乘法器☆45Updated 5 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆36Updated last year
- fpga跑sobel识别算法☆35Updated 4 years ago
- Convolutional Neural Network RTL-level Design☆56Updated 3 years ago
- This repository contains full code of Softmax Layer in Verilog☆18Updated 4 years ago
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆40Updated 4 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆14Updated 10 months ago
- Convolution Neural Network of vgg19 model in verilog☆47Updated 7 years ago
- A DNN Accelerator implemented with RTL.☆64Updated 4 months ago
- ☆111Updated 4 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆32Updated 2 years ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆48Updated 3 months ago
- Hardware accelerator for convolutional neural networks☆45Updated 2 years ago
- hls code zynq 7020 pynq z2 CNN☆85Updated 6 years ago
- ☆39Updated 4 years ago
- ☆10Updated 3 years ago
- ☆46Updated 7 years ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- FPGA/AES/LeNet/VGG16☆103Updated 6 years ago
- Some attempts to build CNN on PYNQ.☆24Updated 5 years ago
- Nuclei E203 with yolo accelerator based on xc7k325☆14Updated 10 months ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Updated 6 years ago