zhongguanggong / ggzLinks
使用FPGA实现CNN模型
☆15Updated 6 years ago
Alternatives and similar repositories for ggz
Users that are interested in ggz are comparing it to the libraries listed below
Sorting:
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆34Updated 5 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆20Updated 4 years ago
- An LeNet RTL implement onto FPGA☆49Updated 7 years ago
- FPGA/AES/LeNet/VGG16☆106Updated 6 years ago
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆12Updated last year
- Systolic array based simple TPU for CNN on PYNQ-Z2☆35Updated 3 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆186Updated last year
- ☆10Updated 5 years ago
- This repository contains full code of Softmax Layer in Verilog☆18Updated 5 years ago
- ☆43Updated 4 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆23Updated last year
- Hardware accelerator for convolutional neural networks☆50Updated 3 years ago
- This project is to design yolo AI accelerator in verilog HDL.☆22Updated 10 months ago
- ☆65Updated 6 years ago
- DMA controller for CNN accelerator☆14Updated 8 years ago
- A DNN Accelerator implemented with RTL.☆67Updated 7 months ago
- 3×3脉动阵列乘法器☆46Updated 5 years ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆37Updated 5 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- Simulating implement of vgg16 network on Zynq-7020 FPGA☆43Updated 6 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆13Updated 2 years ago
- FPGA实现动态图像识别☆21Updated 5 years ago
- ☆47Updated 7 years ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆61Updated 5 months ago
- ☆19Updated 6 years ago