zhongguanggong / ggz
使用FPGA实现CNN模型
☆13Updated 5 years ago
Alternatives and similar repositories for ggz:
Users that are interested in ggz are comparing it to the libraries listed below
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 4 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 5 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- An LeNet RTL implement onto FPGA☆44Updated 6 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆28Updated 4 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆22Updated 4 years ago
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- tpu-systolic-array-weight-stationary☆23Updated 3 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆9Updated 4 years ago
- 3×3脉动阵列乘法器☆44Updated 5 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆92Updated 3 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆29Updated 2 years ago
- hls code zynq 7020 pynq z2 CNN☆81Updated 6 years ago
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆38Updated 4 years ago
- A project on hardware design for convolutional neural network. This neural network is of 2 layers with 400 inputs in the first layer. Thi…☆18Updated 7 years ago
- This repository contains all the parameters you need to synthesize the AlexNet by using Vivado High Level Synthesis.☆21Updated 7 years ago
- ☆104Updated 4 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆36Updated 8 years ago
- FPGA/AES/LeNet/VGG16☆99Updated 6 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆56Updated last month
- Hardware accelerator for convolutional neural networks☆40Updated 2 years ago
- ☆14Updated last year
- Some attempts to build CNN on PYNQ.☆24Updated 5 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆39Updated 3 years ago
- ☆15Updated last year
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆30Updated 5 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Updated 5 years ago
- DMA controller for CNN accelerator☆13Updated 7 years ago
- ☆9Updated 4 years ago