zhongguanggong / ggzLinks
使用FPGA实现CNN模型
☆15Updated 6 years ago
Alternatives and similar repositories for ggz
Users that are interested in ggz are comparing it to the libraries listed below
Sorting:
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- An LeNet RTL implement onto FPGA☆49Updated 7 years ago
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- FPGA/AES/LeNet/VGG16☆104Updated 6 years ago
- Simulating implement of vgg16 network on Zynq-7020 FPGA☆43Updated 6 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆34Updated 3 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆34Updated 5 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆21Updated 4 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆40Updated 4 years ago
- IC Verification & SV Demo☆54Updated 3 years ago
- upgrade to e203 (a risc-v core)☆44Updated 5 years ago
- ☆47Updated 7 years ago
- Hardware accelerator for convolutional neural networks☆47Updated 3 years ago
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆11Updated last year
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆186Updated last year
- FPGA实现动态图像识别☆21Updated 5 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- ☆10Updated 5 years ago
- Simulating implement of LeNet network on Zynq-7020 FPGA☆28Updated 6 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Updated 6 years ago
- verilog实现systolic array及配套IO☆9Updated 8 months ago
- achieve softmax in PYNQ with heterogeneous computing.☆64Updated 6 years ago
- Convolutional Neural Network RTL-level Design☆66Updated 3 years ago
- FPGA and GPU acceleration of LeNet5☆34Updated 6 years ago
- hls code zynq 7020 pynq z2 CNN☆83Updated 6 years ago
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆13Updated 2 years ago
- A DNN Accelerator implemented with RTL.☆67Updated 7 months ago