zhongguanggong / ggzLinks
使用FPGA实现CNN模型
☆15Updated 6 years ago
Alternatives and similar repositories for ggz
Users that are interested in ggz are comparing it to the libraries listed below
Sorting:
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- An LeNet RTL implement onto FPGA☆49Updated 7 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆21Updated 4 years ago
- FPGA/AES/LeNet/VGG16☆105Updated 6 years ago
- IC Verification & SV Demo☆54Updated 3 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆34Updated 5 years ago
- This repository contains full code of Softmax Layer in Verilog☆18Updated 4 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆183Updated last year
- ☆10Updated 5 years ago
- FPGA实现动态图像识别☆22Updated 4 years ago
- upgrade to e203 (a risc-v core)☆44Updated 4 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆184Updated 8 months ago
- Convolutional Neural Network RTL-level Design☆60Updated 3 years ago
- ☆19Updated 6 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆96Updated last year
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆35Updated 5 years ago
- Simulating implement of vgg16 network on Zynq-7020 FPGA☆43Updated 6 years ago
- Simulating implement of LeNet network on Zynq-7020 FPGA☆28Updated 6 years ago
- 3×3脉动阵列乘法器☆45Updated 5 years ago
- AHB/APB SRAM Inf, VCS&Verdi Sim.☆14Updated 3 years ago
- verilog实现systolic array及配套IO☆9Updated 7 months ago
- Convolutional accelerator kernel, target ASIC & FPGA☆217Updated 2 years ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆48Updated 5 years ago
- ☆113Updated 4 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆65Updated 11 months ago
- Hardware accelerator for convolutional neural networks☆47Updated 2 years ago