xiying-boy / yolov3-AX7350Links
HLS_YOLOV3
☆26Updated last year
Alternatives and similar repositories for yolov3-AX7350
Users that are interested in yolov3-AX7350 are comparing it to the libraries listed below
Sorting:
- ☆52Updated 2 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆28Updated 3 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆107Updated last year
- Nuclei E203 with yolo accelerator based on xc7k325☆14Updated 10 months ago
- 基于FPGA量化的人脸口罩检测☆23Updated 3 years ago
- a Real-time image recognition project with RTL accelerator and ZYNQ Architecture☆60Updated last year
- ☆233Updated last year
- FPGA☆155Updated 11 months ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- some interesting demos for starters☆81Updated 2 years ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆48Updated 3 months ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆79Updated 4 years ago
- FPGA实现动态图像识别☆21Updated 4 years ago
- yolov5-acceleration-fpga☆10Updated 2 weeks ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆76Updated 2 years ago
- CNN accelerator implemented with Spinal HDL☆149Updated last year
- hls code zynq 7020 pynq z2 CNN☆85Updated 6 years ago
- YOLO example implementation using Intuitus CNN accelerator on ZYBO ZYNQ-7000 FPGA board☆20Updated 3 years ago
- A DNN Accelerator implemented with RTL.☆64Updated 4 months ago
- This repository contains all the necessary material to implement a YOLOv3 object detection algorithm on the PYNQ-Z2 FPGA. There is a step…☆58Updated 2 months ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆178Updated 7 months ago
- 使用FPGA实现CNN模型☆15Updated 5 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆152Updated 2 years ago
- An LeNet RTL implement onto FPGA☆48Updated 7 years ago
- ☆37Updated 4 years ago
- The Dark Channel Prior technique is implemented on FPGA using only Verilog code and no Intellectual Property, making it convenient to rep…☆38Updated 11 months ago
- Implement Tiny YOLO v3 on ZYNQ☆291Updated last month
- MNIST using tensorflow, c++ and fpga (zynq7010)☆25Updated 2 years ago
- Codes to implement MobileNet V2 in a FPGA☆25Updated 4 years ago
- ☆29Updated 3 years ago