xiying-boy / yolov3-AX7350
HLS_YOLOV3
☆25Updated last year
Alternatives and similar repositories for yolov3-AX7350:
Users that are interested in yolov3-AX7350 are comparing it to the libraries listed below
- ☆51Updated last year
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆85Updated last year
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆29Updated 3 years ago
- a Real-time image recognition project with RTL accelerator and ZYNQ Architecture☆53Updated 11 months ago
- 基于FPGA量化的人脸口罩检测☆23Updated 3 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆46Updated 4 years ago
- YOLO example implementation using Intuitus CNN accelerator on ZYBO ZYNQ-7000 FPGA board☆19Updated 3 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆76Updated 3 years ago
- FPGA实现动态图像识别☆17Updated 4 years ago
- Nuclei E203 with yolo accelerator based on xc7k325☆11Updated 7 months ago
- ☆213Updated 11 months ago
- ☆29Updated 3 years ago
- hls code zynq 7020 pynq z2 CNN☆79Updated 5 years ago
- 帧差法运动目标检测,基于ZYNQ7020☆60Updated 3 years ago
- some interesting demos for starters☆69Updated 2 years ago
- A DNN Accelerator implemented with RTL.☆63Updated 2 months ago
- it is a set for all the respository of the project.☆97Updated 5 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆147Updated 4 months ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆137Updated last year
- 搭建卷积神经网络并利用FPGA加速实现交通标志识别☆26Updated 4 years ago
- 2023集创赛紫光同创杯一等奖项目☆95Updated last year
- 可运行☆30Updated 2 years ago
- using xilinx xc6slx45 to implement mnist net☆83Updated 6 years ago
- CNN accelerator implemented with Spinal HDL☆146Updated last year
- FPGA实现简单的图像处理算法☆41Updated last year
- MNIST using tensorflow, c++ and fpga (zynq7010)☆26Updated last year
- FPGA☆150Updated 8 months ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆172Updated 11 months ago
- ☆44Updated 6 years ago