xiying-boy / yolov3-AX7350Links
HLS_YOLOV3
☆25Updated 2 years ago
Alternatives and similar repositories for yolov3-AX7350
Users that are interested in yolov3-AX7350 are comparing it to the libraries listed below
Sorting:
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆30Updated 3 years ago
- ☆56Updated 2 years ago
- [ICTA'21] First Prize Winner of the 2021 DIGILENT Cup, China College Integrated Circuit Competition☆263Updated last year
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆139Updated 2 years ago
- Implement Tiny YOLO v3 on ZYNQ☆306Updated 8 months ago
- a Real-time image recognition project with RTL accelerator and ZYNQ Architecture☆67Updated last year
- FPGA☆159Updated last year
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆86Updated 4 years ago
- 可运行☆38Updated 3 years ago
- Nuclei E203 with yolo accelerator based on xc7k325☆19Updated last year
- This repository contains all the necessary material to implement a YOLOv3 object detection algorithm on the PYNQ-Z2 FPGA. There is a step…☆97Updated 9 months ago
- hls code zynq 7020 pynq z2 CNN☆89Updated 6 years ago
- Vitis AI Lab: MNIST classifier☆19Updated 3 years ago
- FPGA project☆234Updated 3 years ago
- FPGA实现动态图像识别☆23Updated 5 years ago
- 基于FPGA量化的人脸口罩检测☆24Updated 4 years ago
- FPGA/AES/LeNet/VGG16☆109Updated 7 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆104Updated 2 years ago
- A DNN Accelerator implemented with RTL.☆68Updated last year
- 一个开源的FPGA神经网络加速器。☆184Updated 2 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆176Updated 2 years ago
- Codes to implement MobileNet V2 in a FPGA☆28Updated 5 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆194Updated last year
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆87Updated 3 years ago
- some interesting demos for starters☆93Updated 3 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆51Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆87Updated 10 months ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆71Updated 6 years ago
- yolov5-acceleration-fpga☆10Updated 6 months ago