☆19Dec 19, 2018Updated 7 years ago
Alternatives and similar repositories for CNN-FPGA
Users that are interested in CNN-FPGA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 使用FPGA实现CNN模型☆15Jun 21, 2019Updated 7 years ago
- A Verilog implementation of a hand-written digit recognition Neural Network☆11Nov 16, 2024Updated last year
- Convolutional Neural Network (CNN) image classification of handwritten digits in Xilinx FPGA☆14Sep 12, 2019Updated 7 years ago
- Gesture Recognition Based on ALTERA DE2-115 FPGA☆12Mar 18, 2014Updated 12 years ago
- Computer Architecture course's project Fall 2018, Innopolis University.☆10Dec 6, 2018Updated 7 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- 机器人使用了Xilinx的SPARTAN-6系列芯片以及ISE设计工具对机器人控制电路进行了设计和仿真，验证了电路的正确性和可靠性。同时机器人使用了温湿度传感器、人体感应传感器、超声波传感器、震动传感器、有毒气体传感器等，可以对灾区的环境和受困人员进行多方面的检测和响应。还…☆12Nov 15, 2023Updated 2 years ago
- Project where we conceptualized and designed a simple neural network accelerator, loosely based on the Eyeriss architecture, to accelerat…☆11Dec 13, 2019Updated 6 years ago
- A systolic array matrix multiplier☆30Sep 11, 2019Updated 7 years ago
- Who doesn’t dream of a new FPGA family that can provide embedded hard neurons in its silicon architecture fabric instead of the conventio…☆16Jul 4, 2018Updated 8 years ago
- Implementation of Sobel Filter in Verilog☆30Mar 10, 2017Updated 9 years ago
- A neural network built in Verilog for the DE1-SoC FPGA board for handwritten digit recognition.☆19Oct 11, 2019Updated 7 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆187Jan 28, 2017Updated 9 years ago
- Modulation and Arbitrary Waveform Generator☆20Feb 16, 2021Updated 5 years ago
- Real-Time Image Processing for ASIC/FGPA☆30Feb 23, 2022Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A RTL-based project in Verilog that shows real-time video captured by a CMOS camera OV7670 and displayed on a monitor through VGA at 640 …☆33Mar 18, 2023Updated 3 years ago
- This repository includes some FPGA projects like VGA control, image processing. So far, fpga can drive a VGA monitor and display an image…☆14Jul 5, 2017Updated 9 years ago
- Hardware interface for USB controller on DE2 FPGA Platform☆27Dec 24, 2021Updated 4 years ago
- ☆15Mar 25, 2020Updated 6 years ago
- A simple UVM project. The DUT(RTL) is a simple amplifier.☆10Sep 28, 2022Updated 4 years ago
- Human detection with HOG + SVM in MATLAB and Verilog, accelerated on a DE2-115 FPGA (0.757 ms, 54x faster than MATLAB)☆12Oct 16, 2026Updated 2 weeks ago
- ☆26May 16, 2024Updated 2 years ago
- CNN accelerator using NoC architecture☆18Dec 6, 2018Updated 7 years ago
- ☆27Nov 2, 2017Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- CNN acceleration on virtex-7 FPGA with verilog HDL☆489Feb 27, 2018Updated 8 years ago
- DMA core compatible with AHB3-Lite☆13Mar 30, 2019Updated 7 years ago
- verilog/FPGA hardware description for very simple GPU☆17Apr 9, 2019Updated 7 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆87Nov 8, 2025Updated 11 months ago
- CNN Accelerator in Frequency Domain☆12Feb 22, 2020Updated 6 years ago
- A DNN Accelerator implemented with RTL.☆72Jan 9, 2025Updated last year
- ☆22Jul 1, 2024Updated 2 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Apr 10, 2020Updated 6 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆46Jan 6, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Verilog Generator of Neural Net Digit Detector for FPGA☆314Sep 7, 2022Updated 4 years ago
- Final project for Computer Architecture FA16☆20Jan 5, 2017Updated 9 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆20Mar 10, 2018Updated 8 years ago
- FPGA implementation of Cellular Neural Network (CNN)☆145Mar 30, 2018Updated 8 years ago
- The Canny Edge Detection algorithm is implemented on an FPGA using only Verilog code and no Intellectual Property, making it convenient t…☆52Apr 22, 2024Updated 2 years ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆31May 20, 2019Updated 7 years ago
- 基于FPGA的cifar-10二维卷积识别任务☆12Sep 8, 2022Updated 4 years ago