Kareem-Emad / DCNN-AcceleratorLinks
Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.
☆12Updated 6 years ago
Alternatives and similar repositories for DCNN-Accelerator
Users that are interested in DCNN-Accelerator are comparing it to the libraries listed below
Sorting:
- The Verilog source code for DRUM approximate multiplier.☆31Updated 2 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- ☆27Updated 5 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆51Updated 9 months ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆10Updated 3 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- ☆4Updated 4 years ago
- ☆10Updated 7 months ago
- Hardware accelerator for convolutional neural networks☆47Updated 2 years ago
- Approximate arithmetic circuits for FPGAs☆12Updated 5 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆28Updated 4 years ago
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆15Updated 4 years ago
- ☆71Updated 2 years ago
- A Convolutional Neural Network (CNN) hardware accelerator for image recognition☆13Updated 6 years ago
- DMA controller for CNN accelerator☆13Updated 8 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- A collection of tutorials for the fpgaConvNet framework.☆42Updated 9 months ago
- ☆43Updated 10 months ago
- ☆34Updated 6 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆85Updated last month
- ☆60Updated 2 months ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆38Updated last month
- A project on hardware design for convolutional neural network. This neural network is of 2 layers with 400 inputs in the first layer. Thi…☆18Updated 7 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆65Updated 5 years ago
- ☆8Updated 2 years ago
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆30Updated 6 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆54Updated last week
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago