Kareem-Emad / DCNN-AcceleratorLinks
Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.
☆13Updated 6 years ago
Alternatives and similar repositories for DCNN-Accelerator
Users that are interested in DCNN-Accelerator are comparing it to the libraries listed below
Sorting:
- ☆27Updated 6 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- DMA controller for CNN accelerator☆14Updated 8 years ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- The Verilog source code for DRUM approximate multiplier.☆31Updated 2 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆43Updated 2 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆21Updated 2 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆66Updated 2 weeks ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆10Updated 3 years ago
- RTL code for the DPU chip designed for irregular graphs☆13Updated 3 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Updated 12 years ago
- Approximate arithmetic circuits for FPGAs☆11Updated 5 years ago
- HLS for Networks-on-Chip☆37Updated 4 years ago
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆16Updated 5 years ago
- Hardware accelerator for convolutional neural networks☆59Updated 3 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆20Updated 2 years ago
- CNN accelerator☆27Updated 8 years ago
- ☆72Updated 2 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Updated 3 years ago
- ☆37Updated 6 years ago
- ☆15Updated 4 months ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆49Updated 8 months ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆97Updated 3 weeks ago
- Template for project1 TPU☆19Updated 4 years ago
- ☆71Updated 6 years ago
- ☆62Updated 5 years ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago