Kareem-Emad / DCNN-AcceleratorView external linksLinks
Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.
☆13May 14, 2019Updated 6 years ago
Alternatives and similar repositories for DCNN-Accelerator
Users that are interested in DCNN-Accelerator are comparing it to the libraries listed below
Sorting:
- ☆13Oct 26, 2023Updated 2 years ago
- Hardware accelerator for convolutional neural networks☆65Aug 9, 2022Updated 3 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 5 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆12Aug 26, 2021Updated 4 years ago
- Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.☆32Nov 7, 2024Updated last year
- A Convolutional Neural Network (CNN) hardware accelerator for image recognition☆14Jul 14, 2019Updated 6 years ago
- ABACUS is a tool for approximate logic synthesis☆14Jul 13, 2020Updated 5 years ago
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 5 years ago
- The CNN architecture elements implemented with RTL approach in VHDL.☆16May 9, 2019Updated 6 years ago
- Static Block Floating Point Quantization for CNN☆37Jun 9, 2021Updated 4 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆21Dec 10, 2022Updated 3 years ago
- Synthesisable SIMT-style RISC-V GPGPU☆48Jul 7, 2025Updated 7 months ago
- A collection of tutorials for the fpgaConvNet framework.☆49Sep 20, 2024Updated last year
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆19Oct 6, 2019Updated 6 years ago
- A CNN accelerator design inspired by MIT Eyeriss project☆20Aug 14, 2021Updated 4 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆25Jul 14, 2020Updated 5 years ago
- FPGA-based hardware acceleration for dropout-based Bayesian Neural Networks.☆27Aug 15, 2023Updated 2 years ago
- ☆22Sep 27, 2022Updated 3 years ago
- ☆19Aug 9, 2022Updated 3 years ago
- ☆31Nov 7, 2024Updated last year
- VHDL Library for implementing common DSP functionality.☆31Oct 5, 2018Updated 7 years ago
- A DNN Accelerator implemented with RTL.☆69Jan 9, 2025Updated last year
- VHDL for basic floating-point operations.☆31Oct 2, 2018Updated 7 years ago
- DASS HLS Compiler☆29Oct 4, 2023Updated 2 years ago
- Official implementation for Wavelet Feature Maps Compression for Image-to-Image CNNs, NeurIPS 2022.☆37Oct 12, 2022Updated 3 years ago
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆32Sep 22, 2018Updated 7 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆33May 30, 2019Updated 6 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆34Oct 4, 2023Updated 2 years ago
- Chisel library for Unum Type-III Posit Arithmetic☆45Apr 2, 2025Updated 10 months ago
- Nuod (Numerical Odin) is an Odin library for creating and manipulating numerical multi-dimensional arrays.☆19Nov 15, 2025Updated 3 months ago
- ☆12Nov 28, 2024Updated last year
- ☆10Nov 5, 2019Updated 6 years ago
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 8 years ago
- GIAnT, the Generic Implementation ANalysis Toolkit☆11Jul 4, 2018Updated 7 years ago
- Code for reproducing the results from "CrAM: A Compression-Aware Minimizer" accepted at ICLR 2023☆10Mar 1, 2023Updated 2 years ago
- Public repository of the UCSC CMPE220 class project☆10Oct 8, 2017Updated 8 years ago
- ☆12Mar 12, 2022Updated 3 years ago
- An open source 3d slide presentation for the Godot Engine☆11Aug 3, 2017Updated 8 years ago
- ☆20May 8, 2012Updated 13 years ago