mustard-seed / SparseDNNAccelerator
Sparse CNN Accelerator targeting Intel FPGA
☆11Updated 3 years ago
Alternatives and similar repositories for SparseDNNAccelerator:
Users that are interested in SparseDNNAccelerator are comparing it to the libraries listed below
- ☆25Updated 2 months ago
- ☆19Updated last year
- Open-source of MSD framework☆16Updated last year
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆13Updated 7 months ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆89Updated 3 years ago
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆36Updated 2 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- A co-design architecture on sparse attention☆51Updated 3 years ago
- ☆10Updated 2 months ago
- MICRO22 artifact evaluation for Sparseloop☆41Updated 2 years ago
- A collection of tutorials for the fpgaConvNet framework.☆39Updated 5 months ago
- ☆11Updated 10 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆48Updated this week
- ☆39Updated 7 months ago
- ☆33Updated 5 years ago
- Designs for finalist teams of the DAC System Design Contest☆36Updated 4 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆46Updated 4 months ago
- ☆69Updated 4 years ago
- ☆12Updated last year
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆34Updated last year
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆13Updated 4 years ago
- Neural Network-Hardware Co-design for Scalable RRAM-based BNN Accelerators☆11Updated 5 years ago
- ☆71Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆68Updated 3 years ago
- A comprehensive tool that allows for system-level performance estimation of chiplet-based In-Memory computing (IMC) architectures.☆18Updated 7 months ago
- ☆32Updated 4 years ago
- RTL implementation of Flex-DPE.☆97Updated 4 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆48Updated 3 weeks ago