Sparse CNN Accelerator targeting Intel FPGA
☆12Aug 26, 2021Updated 4 years ago
Alternatives and similar repositories for SparseDNNAccelerator
Users that are interested in SparseDNNAccelerator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆22Oct 26, 2022Updated 3 years ago
- A CNN accelerator design inspired by MIT Eyeriss project☆20Aug 14, 2021Updated 4 years ago
- ☆19Mar 21, 2023Updated 3 years ago
- Training Quantized Neural Networks with a Full-precision Auxiliary Module☆13Jun 19, 2020Updated 5 years ago
- ☆32Mar 31, 2025Updated 11 months ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆12May 14, 2019Updated 6 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆18Jun 22, 2021Updated 4 years ago
- ☆125Jul 22, 2020Updated 5 years ago
- The goal of this design is to use the PYNQ-Z2 development board to design a general convolution neural network accelerator. And through r…☆11Sep 30, 2020Updated 5 years ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆24May 20, 2019Updated 6 years ago
- ☆35Mar 1, 2019Updated 7 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- CNN Accelerator in Frequency Domain☆12Feb 22, 2020Updated 6 years ago
- ☆17Nov 20, 2022Updated 3 years ago
- DMA controller for CNN accelerator☆14May 22, 2017Updated 8 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆21Dec 10, 2022Updated 3 years ago
- 🐆 A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration for *AdderNet*☆21May 27, 2024Updated last year
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆16Jun 5, 2023Updated 2 years ago
- A collection of tutorials for the fpgaConvNet framework.☆48Sep 20, 2024Updated last year
- Codes to implement MobileNet V2 in a FPGA☆30Dec 21, 2020Updated 5 years ago
- ☆31Nov 7, 2024Updated last year
- ☆40Dec 10, 2019Updated 6 years ago
- Hardware accelerator for convolutional neural networks☆67Aug 9, 2022Updated 3 years ago
- A DNN Accelerator implemented with RTL.☆69Jan 9, 2025Updated last year
- ☆27Apr 28, 2020Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Apr 10, 2020Updated 5 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆114Feb 22, 2021Updated 5 years ago
- Memory Benchmark for OpenCL-supported Intel FPGAs☆11Dec 25, 2023Updated 2 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆86Nov 26, 2025Updated 3 months ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs, with error detection capabili…☆14Aug 28, 2025Updated 6 months ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆136Jul 22, 2025Updated 8 months ago
- ☆56Apr 19, 2023Updated 2 years ago
- Kratos: An FPGA Benchmark for Unrolled Deep Neural Networks with Fine-Grained Sparsity and Mixed Precision☆12Jan 19, 2026Updated 2 months ago
- Deep Learning Accelerator (Convolution Neural Networks)☆199Dec 15, 2017Updated 8 years ago
- ☆10Nov 22, 2022Updated 3 years ago
- ☆11Jul 25, 2018Updated 7 years ago
- Library of approximate arithmetic circuits☆62Jan 14, 2026Updated 2 months ago
- yolov5-acceleration-fpga☆11Jun 25, 2025Updated 8 months ago
- 本项目使用 Vivado 和 SDK 工程软件上完成系统设计和生成相关部署文件，并在 ARM＋FPGA 完成项目部署，实现通过摄取图片并通过 ARM＋FPGA 综合部署和加速识别算法，并通过显示驱动，在显示屏上显示摄像头原图和识别结果。☆10Aug 12, 2022Updated 3 years ago