mustard-seed / SparseDNNAcceleratorLinks
Sparse CNN Accelerator targeting Intel FPGA
☆11Updated 3 years ago
Alternatives and similar repositories for SparseDNNAccelerator
Users that are interested in SparseDNNAccelerator are comparing it to the libraries listed below
Sorting:
- ☆27Updated 2 months ago
- Open-source of MSD framework☆16Updated last year
- ☆18Updated 2 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆16Updated 10 months ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- ☆34Updated 4 years ago
- An HLS based winograd systolic CNN accelerator☆52Updated 3 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆43Updated last year
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆39Updated 2 years ago
- ☆10Updated 6 months ago
- ☆33Updated 6 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆77Updated 3 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 4 years ago
- ☆71Updated 5 years ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- A collection of tutorials for the fpgaConvNet framework.☆39Updated 8 months ago
- ☆41Updated 11 months ago
- A co-design architecture on sparse attention☆52Updated 3 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆10Updated 3 years ago
- ☆11Updated last year
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆17Updated 2 years ago
- ☆12Updated last year
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆53Updated last month
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 2 years ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆23Updated last year
- ☆21Updated 2 years ago
- Implementation of Microscaling data formats in SystemVerilog.☆19Updated 9 months ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆52Updated last month