mustard-seed / SparseDNNAcceleratorLinks
Sparse CNN Accelerator targeting Intel FPGA
☆12Updated 4 years ago
Alternatives and similar repositories for SparseDNNAccelerator
Users that are interested in SparseDNNAccelerator are comparing it to the libraries listed below
Sorting:
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 4 years ago
- ☆30Updated 6 months ago
- Open-source of MSD framework☆16Updated 2 years ago
- A collection of tutorials for the fpgaConvNet framework.☆45Updated last year
- ☆18Updated 2 years ago
- ☆11Updated last year
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- RTL implementation of Flex-DPE.☆112Updated 5 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆16Updated 2 years ago
- bitfusion verilog implementation☆12Updated 3 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆32Updated 6 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆40Updated 2 years ago
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- An FPGA Accelerator for Transformer Inference☆91Updated 3 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- ☆35Updated 5 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆16Updated last year
- ☆21Updated 2 years ago
- 2020 xilinx summer school☆18Updated 5 years ago
- ☆10Updated 10 months ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆19Updated 6 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆115Updated 4 years ago
- ☆35Updated 6 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆58Updated 3 months ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆51Updated last year
- ☆71Updated 5 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- ☆118Updated 5 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆149Updated 4 months ago
- ☆45Updated 2 years ago