fffasttime / AnyPackingNet
☆26Updated last month
Alternatives and similar repositories for AnyPackingNet:
Users that are interested in AnyPackingNet are comparing it to the libraries listed below
- ☆18Updated 2 years ago
- Open-source of MSD framework☆16Updated last year
- Sparse CNN Accelerator targeting Intel FPGA☆11Updated 3 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆15Updated 9 months ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- ☆33Updated 6 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆38Updated 2 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆40Updated last year
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆51Updated last week
- A DAG processor and compiler for a tree-based spatial datapath.☆13Updated 2 years ago
- ☆21Updated 2 years ago
- ☆15Updated 10 months ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 4 years ago
- Implementation of Microscaling data formats in SystemVerilog.☆17Updated 8 months ago
- ☆12Updated last year
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- ☆34Updated 4 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆76Updated 3 years ago
- ☆43Updated 2 years ago
- A co-design architecture on sparse attention☆52Updated 3 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆52Updated 2 weeks ago
- ☆71Updated 2 years ago
- A collection of tutorials for the fpgaConvNet framework.☆39Updated 7 months ago
- ☆11Updated last year
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆22Updated last year
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆31Updated this week
- ☆39Updated 10 months ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆93Updated 3 years ago
- ☆10Updated 5 months ago
- HLS implemented systolic array structure☆41Updated 7 years ago