ralbertazzi / bnn
Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools
☆47Updated 6 years ago
Related projects ⓘ
Alternatives and complementary repositories for bnn
- Convolution Neural Network of vgg19 model in verilog☆44Updated 6 years ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆29Updated 5 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆21Updated 3 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 5 years ago
- Convolutional Neural Network Using High Level Synthesis☆83Updated 4 years ago
- Some attempts to build CNN on PYNQ.☆24Updated 5 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆31Updated 5 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆52Updated 3 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆19Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆110Updated 3 years ago
- An HLS based winograd systolic CNN accelerator☆48Updated 3 years ago
- Residual Binarized Neural Network☆44Updated 6 years ago
- ☆69Updated 4 years ago
- A DNN Accelerator implemented with RTL.☆61Updated last year
- ☆93Updated 4 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆29Updated 5 years ago
- The second place winner for DAC-SDC 2020☆94Updated 2 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆87Updated 3 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆129Updated 4 years ago
- Verilog implementation of Softmax function☆48Updated 2 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆12Updated 3 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- ☆24Updated 2 weeks ago
- An LSTM template and a few examples using Vivado HLS☆42Updated 6 months ago
- HLS code for a BNN accelerator☆15Updated 6 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆166Updated 6 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆22Updated 5 years ago