ralbertazzi / bnnLinks
Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools
☆51Updated 7 years ago
Alternatives and similar repositories for bnn
Users that are interested in bnn are comparing it to the libraries listed below
Sorting:
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆30Updated 6 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- An HLS based winograd systolic CNN accelerator☆52Updated 3 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- A DNN Accelerator implemented with RTL.☆64Updated 4 months ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 6 years ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆36Updated 5 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆113Updated 4 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆24Updated 3 years ago
- Some attempts to build CNN on PYNQ.☆24Updated 5 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Updated 6 years ago
- HLS code for a BNN accelerator☆16Updated 6 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆58Updated 3 years ago
- An LSTM template and a few examples using Vivado HLS☆45Updated last year
- HLS implemented systolic array structure☆41Updated 7 years ago
- The CNN based on the Xilinx Vivado HLS☆36Updated 3 years ago
- Hardware accelerator for convolutional neural networks☆45Updated 2 years ago
- ☆71Updated 5 years ago
- Quantized Training for Convolutional Neural Networks using Xilinx Brevitas☆10Updated 3 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 7 years ago
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- Residual Binarized Neural Network☆43Updated 7 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆23Updated 5 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆34Updated 5 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 4 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆17Updated 2 years ago