Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools
☆53May 29, 2018Updated 7 years ago
Alternatives and similar repositories for bnn
Users that are interested in bnn are comparing it to the libraries listed below
Sorting:
- HLS code for a BNN accelerator☆17Sep 13, 2018Updated 7 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆39Jun 14, 2019Updated 6 years ago
- Some attempts to build CNN on PYNQ.☆25Jun 28, 2019Updated 6 years ago
- FPGA implementation of a handwritten digit recognition system based on k-nearest-neighbors (k-NN) classifier algorithm.☆21Apr 3, 2018Updated 7 years ago
- FPGA Accelerator for CNN using Vivado HLS☆333Oct 25, 2021Updated 4 years ago
- The CNN based on the Xilinx Vivado HLS☆37Oct 27, 2021Updated 4 years ago
- An Synthesizable Deep Learning Library based on Xilinx High Level Synthesis(HLS) tool☆16Feb 20, 2017Updated 9 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆36Mar 15, 2020Updated 5 years ago
- Convolutional Neural Network Using High Level Synthesis☆90Sep 23, 2020Updated 5 years ago
- Codes to implement MobileNet V2 in a FPGA☆28Dec 21, 2020Updated 5 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆114Feb 22, 2021Updated 5 years ago
- （Not actively updating）Vision Transformer Accelerator implemented in Vivado HLS for Xilinx FPGAs.☆19Dec 29, 2024Updated last year
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆97Oct 2, 2021Updated 4 years ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆23Jul 29, 2022Updated 3 years ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs (FPGA'17)☆311Nov 16, 2020Updated 5 years ago
- ☆12Feb 23, 2022Updated 4 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆116Jun 24, 2017Updated 8 years ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆126Jan 20, 2025Updated last year
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆37Jul 22, 2020Updated 5 years ago
- This repository contains all the parameters you need to synthesize the AlexNet by using Vivado High Level Synthesis.☆21Mar 5, 2018Updated 8 years ago
- hls code zynq 7020 pynq z2 CNN☆89Mar 15, 2019Updated 6 years ago
- CNN simd based accelerator using Vitis HLS☆11Jul 15, 2022Updated 3 years ago
- Embedded facial recognition system involving PYNQ board, Webcam, and HDMI output.☆11May 10, 2018Updated 7 years ago
- The community version of HLS_BLSTM (A BLSTM FPGA accelerator of an OCR appilcation, using CAPI/SNAP))☆11Sep 27, 2019Updated 6 years ago
- c++ version of ViT☆12Nov 13, 2022Updated 3 years ago
- ☆10Jan 15, 2023Updated 3 years ago
- ☆13Dec 10, 2022Updated 3 years ago
- ☆14Jun 22, 2022Updated 3 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆24Jun 28, 2019Updated 6 years ago
- How to Accelerate an Image Upscaling CNN on FPGA Using HLS☆26Oct 6, 2021Updated 4 years ago
- Generate an FPGA design for a TWN☆10Nov 4, 2019Updated 6 years ago
- ☆100Mar 18, 2020Updated 5 years ago
- Vivado HLS study notes, courses, documents.☆12Dec 7, 2019Updated 6 years ago
- ☆11Sep 3, 2022Updated 3 years ago
- Source Codes for a lecture entitled "Parallel and Reconfigurable VLSI Computing" in Tokyo Tech.☆28May 9, 2021Updated 4 years ago
- IMAGE PROCESSING ON XILINX PYNQ Z2 (CANNY, SOBEL)☆27Jan 17, 2022Updated 4 years ago
- This is a 4*5 PE array for LeNet accelerator based on FPGA.☆13Jul 20, 2022Updated 3 years ago
- MTCNN with convolution reprogramed in c☆14Jul 25, 2019Updated 6 years ago
- An implementation of a BinaryConnect network for cifar10☆11Nov 4, 2019Updated 6 years ago