pp-Innovate / FPGA-ZynqNetLinks
FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS
☆112Updated 8 years ago
Alternatives and similar repositories for FPGA-ZynqNet
Users that are interested in FPGA-ZynqNet are comparing it to the libraries listed below
Sorting:
- hls code zynq 7020 pynq z2 CNN☆84Updated 6 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆181Updated 8 years ago
- 中文:☆101Updated 5 years ago
- FPGA/AES/LeNet/VGG16☆102Updated 6 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆95Updated last year
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆180Updated last year
- A FPGA Based CNN accelerator, following Google's TPU V1.☆155Updated 5 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆186Updated 7 years ago
- A convolutional neural network implemented in hardware (verilog)☆157Updated 7 years ago
- Convolution Neural Network of vgg19 model in verilog☆47Updated 7 years ago
- FPGA Accelerator for CNN using Vivado HLS☆317Updated 3 years ago
- An LeNet RTL implement onto FPGA☆48Updated 7 years ago
- FPGA implementation of Cellular Neural Network (CNN)☆141Updated 7 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆72Updated 6 years ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆37Updated 4 years ago
- ☆46Updated 7 years ago
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Updated 6 years ago
- FPGA and GPU acceleration of LeNet5☆34Updated 5 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆90Updated 6 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆70Updated 6 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆52Updated 7 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆235Updated 6 years ago
- Vitis HLS Library for FINN☆198Updated 2 weeks ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆45Updated 4 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆162Updated 5 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Updated 6 years ago
- using xilinx xc6slx45 to implement mnist net☆83Updated 6 years ago
- Simulating implement of vgg16 network on Zynq-7020 FPGA☆41Updated 6 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 5 years ago