A collection of tutorials for the fpgaConvNet framework.
☆48Sep 20, 2024Updated last year
Alternatives and similar repositories for fpgaconvnet-tutorial
Users that are interested in fpgaconvnet-tutorial are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆31Nov 7, 2024Updated last year
- SAMO: Streaming Architecture Mapping Optimisation☆34Oct 4, 2023Updated 2 years ago
- ☆13Oct 26, 2023Updated 2 years ago
- This repository provides an FPGA-based solution for executing object detection, focusing specifically on the popular YOLOv5 model archite…☆52Jan 12, 2026Updated 2 months ago
- ☆14Dec 10, 2022Updated 3 years ago
- ☆32Mar 31, 2025Updated 11 months ago
- Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.☆32Nov 7, 2024Updated last year
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆12May 14, 2019Updated 6 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆12Aug 26, 2021Updated 4 years ago
- Vivado HLS study notes, courses, documents.☆12Dec 7, 2019Updated 6 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆114Feb 22, 2021Updated 5 years ago
- ☆22Oct 26, 2022Updated 3 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆93Jul 26, 2024Updated last year
- A DNN Accelerator implemented with RTL.☆69Jan 9, 2025Updated last year
- Kratos: An FPGA Benchmark for Unrolled Deep Neural Networks with Fine-Grained Sparsity and Mixed Precision☆12Jan 19, 2026Updated 2 months ago
- Vitis HLS Library for FINN☆216Feb 25, 2026Updated last month
- An open-sourced PyTorch library for developing energy efficient multiplication-less models and applications.☆14Feb 3, 2025Updated last year
- Official Repo for "Multi-objective Differentiable Neural Architecture Search"☆15Jul 12, 2024Updated last year
- PYNQ-Torch: a framework to develop PyTorch accelerators on the PYNQ platform☆76Jul 2, 2020Updated 5 years ago
- ☆19Mar 17, 2021Updated 5 years ago
- Codes to implement MobileNet V2 in a FPGA☆30Dec 21, 2020Updated 5 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆33May 30, 2019Updated 6 years ago
- Training Quantized Neural Networks with a Full-precision Auxiliary Module☆13Jun 19, 2020Updated 5 years ago
- Zynq-7000 DPU TRD☆48Jul 19, 2019Updated 6 years ago
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆43Mar 30, 2021Updated 4 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Aug 22, 2021Updated 4 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆50Feb 26, 2025Updated last year
- Get Moving with Pynq on Alveo U50☆13Jul 13, 2020Updated 5 years ago
- DASS HLS Compiler☆30Oct 4, 2023Updated 2 years ago
- Low-Precision YOLO on PYNQ with FINN☆37Nov 26, 2023Updated 2 years ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆55Feb 9, 2024Updated 2 years ago
- Deep learning accelerator for convolutional layer (convolution operation) and fully-connected layer(matrix-multiplication).☆19Nov 18, 2018Updated 7 years ago
- An FPGA Accelerator for Transformer Inference☆93Apr 29, 2022Updated 3 years ago
- Models and examples built with hls4ml☆12Apr 8, 2020Updated 5 years ago
- ☆16Apr 13, 2018Updated 7 years ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆24May 20, 2019Updated 6 years ago
- The goal of this design is to use the PYNQ-Z2 development board to design a general convolution neural network accelerator. And through r…☆11Sep 30, 2020Updated 5 years ago
- ☆14Feb 7, 2020Updated 6 years ago
- Open-source of MSD framework☆16Sep 12, 2023Updated 2 years ago