Deep Learning Accelerator (Convolution Neural Networks)
☆202Dec 15, 2017Updated 8 years ago
Alternatives and similar repositories for clacc
Users that are interested in clacc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆127Jul 22, 2020Updated 6 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆187Dec 14, 2019Updated 6 years ago
- An Eyeriss Chip (researched by MIT, a CNN accelerator) simulator and New DNN framework "Hive"☆228Dec 22, 2020Updated 5 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆267Apr 10, 2023Updated 3 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆213Jun 25, 2020Updated 6 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆199Mar 20, 2024Updated 2 years ago
- Deep learning accelerator for convolutional layer (convolution operation) and fully-connected layer(matrix-multiplication).☆20Nov 18, 2018Updated 7 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆15Aug 26, 2021Updated 5 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆452Dec 2, 2019Updated 6 years ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆53Oct 14, 2022Updated 4 years ago
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆16Oct 7, 2020Updated 6 years ago
- eyeriss-chisel3☆41May 2, 2022Updated 4 years ago
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 7 years ago
- CNN accelerator using NoC architecture☆18Dec 6, 2018Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Explore the energy-efficient dataflow scheduling for neural networks.☆236Apr 13, 2026Updated 6 months ago
- Eyeriss‑V1 CNN Hardware Accelerator (Verilog) fully parametric. This repository contains the complete Verilog implementation of a functio…☆31Apr 7, 2025Updated last year
- A CNN accelerator design inspired by MIT Eyeriss project☆20Aug 14, 2021Updated 5 years ago
- Hardware accelerator for convolutional neural networks☆80Aug 9, 2022Updated 4 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆184Mar 5, 2025Updated last year
- This is originally a collection of papers on neural network accelerators. Now it's more like my selection of research on deep learning an…☆2,136Mar 30, 2026Updated 7 months ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆241Dec 22, 2025Updated 10 months ago
- ☆676Jan 13, 2021Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Apr 10, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆20Dec 3, 2019Updated 6 years ago
- 关于深度学习算法、框架、编译器、加速器的一些理解☆16Jul 2, 2022Updated 4 years ago
- 使用Verilog实现的CNN模块，可以方便的在FPGA项目中使用☆595Jun 18, 2018Updated 8 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆198Jun 20, 2024Updated 2 years ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆395Sep 21, 2026Updated last month
- ☆386May 11, 2023Updated 3 years ago
- Berkeley's Spatial Array Generator☆1,548Updated this week
- ☆14Aug 21, 2019Updated 7 years ago
- CNN Accelerator in Frequency Domain☆12Feb 22, 2020Updated 6 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Oct 2, 2019Updated 7 years ago
- RTL, Cmodel, and testbench for NVDLA☆2,196Mar 2, 2022Updated 4 years ago
- RTL implementation of Flex-DPE.☆119Feb 22, 2020Updated 6 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆18Jun 22, 2021Updated 5 years ago
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆584Jan 5, 2019Updated 7 years ago
- Convolution Neural Network of vgg19 model in verilog☆50Jan 4, 2018Updated 8 years ago
- FPGA/AES/LeNet/VGG16☆109Sep 9, 2018Updated 8 years ago