taoyilee / claccLinks
Deep Learning Accelerator (Convolution Neural Networks)
☆190Updated 7 years ago
Alternatives and similar repositories for clacc
Users that are interested in clacc are comparing it to the libraries listed below
Sorting:
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆164Updated 5 years ago
- ☆113Updated 5 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆220Updated 2 years ago
- IC implementation of Systolic Array for TPU☆269Updated 10 months ago
- verilog实现TPU中的脉动阵列计算卷积的module☆129Updated 3 months ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆93Updated last month
- A FPGA Based CNN accelerator, following Google's TPU V1.☆157Updated 6 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆184Updated last year
- ☆43Updated 4 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆186Updated last year
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆198Updated 5 years ago
- IC implementation of TPU☆128Updated 5 years ago
- A DNN Accelerator implemented with RTL.☆67Updated 7 months ago
- FPGA/AES/LeNet/VGG16☆106Updated 6 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆64Updated 6 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆158Updated last year
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆104Updated 4 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- An LeNet RTL implement onto FPGA☆49Updated 7 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆138Updated 5 months ago
- CNN accelerator implemented with Spinal HDL☆152Updated last year
- Simulating implement of vgg16 network on Zynq-7020 FPGA☆43Updated 6 years ago
- Vitis HLS Library for FINN☆205Updated 3 weeks ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆42Updated 2 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- Hardware accelerator for convolutional neural networks☆49Updated 3 years ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆60Updated 5 months ago
- Verilog implementation of Softmax function☆67Updated 3 years ago