jgoeders / dac_sdc_2022_designs
☆17Updated 2 years ago
Alternatives and similar repositories for dac_sdc_2022_designs:
Users that are interested in dac_sdc_2022_designs are comparing it to the libraries listed below
- ☆21Updated 2 years ago
- ☆20Updated 2 years ago
- Designs for finalist teams of the DAC System Design Contest☆36Updated 4 years ago
- ☆26Updated 2 years ago
- ☆11Updated 11 months ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 2 years ago
- ☆26Updated 2 months ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆11Updated 3 years ago
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago
- Open-source of MSD framework☆16Updated last year
- 2020 xilinx summer school☆17Updated 4 years ago
- A collection of tutorials for the fpgaConvNet framework.☆40Updated 5 months ago
- ☆8Updated last year
- This project implements a convolution kernel based on vivado HLS on zcu104☆37Updated 5 years ago
- ☆33Updated 6 years ago
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆13Updated 4 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆22Updated 3 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- ☆19Updated last year
- HLS implemented systolic array structure☆41Updated 7 years ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆38Updated last month
- ☆29Updated 3 years ago
- DAC System Design Contest 2020☆29Updated 4 years ago
- ☆10Updated 3 months ago
- DMA controller for CNN accelerator☆13Updated 7 years ago
- ☆28Updated 4 months ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆30Updated 5 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆56Updated 3 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆49Updated 6 years ago