jgoeders / dac_sdc_2022_designsLinks
☆17Updated 2 years ago
Alternatives and similar repositories for dac_sdc_2022_designs
Users that are interested in dac_sdc_2022_designs are comparing it to the libraries listed below
Sorting:
- ☆21Updated 2 years ago
- ☆20Updated 3 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 3 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- ☆26Updated 2 years ago
- 2020 xilinx summer school☆17Updated 4 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆113Updated 4 years ago
- ☆11Updated last year
- A collection of tutorials for the fpgaConvNet framework.☆43Updated 10 months ago
- ☆28Updated 4 months ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆15Updated 4 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆12Updated 3 years ago
- ☆30Updated 3 years ago
- An HLS based winograd systolic CNN accelerator☆53Updated 4 years ago
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- ☆34Updated 6 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- DAC System Design Contest 2020☆29Updated 5 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- Open-source of MSD framework☆16Updated last year
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆24Updated 3 years ago
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆37Updated 4 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆17Updated 2 years ago
- ☆18Updated 2 years ago
- Codes to implement MobileNet V2 in a FPGA☆27Updated 4 years ago
- DMA controller for CNN accelerator☆13Updated 8 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆37Updated 5 years ago
- ☆19Updated 4 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago