☆17Nov 20, 2022Updated 3 years ago
Alternatives and similar repositories for dac_sdc_2022_designs
Users that are interested in dac_sdc_2022_designs are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆22Oct 26, 2022Updated 3 years ago
- ☆19Mar 16, 2022Updated 4 years ago
- ☆11Apr 15, 2024Updated 2 years ago
- ☆27Nov 4, 2022Updated 3 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28May 11, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Designs for finalist teams of the DAC System Design Contest☆37Jul 8, 2020Updated 6 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆118Feb 22, 2021Updated 5 years ago
- The second place winner for DAC-SDC 2020☆101Apr 23, 2022Updated 4 years ago
- ☆246Jun 21, 2022Updated 4 years ago
- An open-sourced PyTorch library for developing energy efficient multiplication-less models and applications.☆14Feb 3, 2025Updated last year
- Sparse CNN Accelerator targeting Intel FPGA☆15Aug 26, 2021Updated 4 years ago
- CNN Accelerator in Frequency Domain☆12Feb 22, 2020Updated 6 years ago
- ☆35Mar 1, 2019Updated 7 years ago
- 第三届FPGA创新大赛-加速视觉处理小组☆17Nov 25, 2019Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- [FCCM 2023] PASTA: Programming and Automation Support for Scalable Task-Parallel HLS Programs on Modern Multi-Die FPGAs☆14Jun 26, 2025Updated last year
- 🐆 A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration for *AdderNet*☆22May 27, 2024Updated 2 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆290Dec 5, 2019Updated 6 years ago
- ☆32Mar 31, 2025Updated last year
- ☆17Jun 13, 2022Updated 4 years ago
- 从零快速使用Ubuntu，搭建深度学习环境，持续更新中☆12Apr 18, 2023Updated 3 years ago
- ☆14Aug 1, 2024Updated last year
- ☆15May 23, 2024Updated 2 years ago
- Make Baidu EdgeBoard Lite as a general Zynq FPGA development board☆35Aug 7, 2023Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Training wide residual networks for deployment using a single bit for each weight - Official Code Repository for ICLR 2018 Published Pape…☆36May 27, 2020Updated 6 years ago
- OPI5 open micro desk design.☆13Mar 6, 2023Updated 3 years ago
- [CVPR 2022] DiSparse: Disentangled Sparsification for Multitask Model Compression☆14Sep 6, 2022Updated 3 years ago
- ☆17Feb 3, 2022Updated 4 years ago
- This repository is an excuse to learn about Convolutional Neural Networks by implementing one in FPGA. The main goal is to learn, and to …☆12Jul 12, 2020Updated 6 years ago
- A collection of URLs related to High Level Synthesis (HLS).☆13Jun 26, 2021Updated 5 years ago
- CNN simd based accelerator using Vitis HLS☆11Jul 15, 2022Updated 4 years ago
- LLM-Aided FPGA Design Optimization☆16Jun 4, 2025Updated last year
- Light-weighted neural network inference for object detection on small-scale FPGA board☆93May 25, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆23Oct 7, 2021Updated 4 years ago
- Vitis Video Analytics SDK☆48Apr 25, 2024Updated 2 years ago
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆43Mar 30, 2021Updated 5 years ago
- SDA: Low-Bit Stable Diffusion Acceleration on Edge FPGAs☆19May 23, 2024Updated 2 years ago
- Unofficial PyTorch implementation of the paper "Conditional Channel Gated Networks for Task-Aware Continual Learning"☆20Jan 22, 2021Updated 5 years ago
- DAC System Design Contest 2020☆29Jun 11, 2020Updated 6 years ago
- ☆16Jan 20, 2021Updated 5 years ago