jgoeders / dac_sdc_2022_designsView external linksLinks
☆17Nov 20, 2022Updated 3 years ago
Alternatives and similar repositories for dac_sdc_2022_designs
Users that are interested in dac_sdc_2022_designs are comparing it to the libraries listed below
Sorting:
- ☆21Oct 26, 2022Updated 3 years ago
- ☆19Mar 16, 2022Updated 3 years ago
- ☆11Apr 15, 2024Updated last year
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28May 11, 2022Updated 3 years ago
- ☆26Nov 4, 2022Updated 3 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Jul 8, 2020Updated 5 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆114Feb 22, 2021Updated 4 years ago
- The second place winner for DAC-SDC 2020☆99Apr 23, 2022Updated 3 years ago
- A collection of URLs related to High Level Synthesis (HLS).☆13Jun 26, 2021Updated 4 years ago
- ☆243Jun 21, 2022Updated 3 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆12Aug 26, 2021Updated 4 years ago
- [CVPR 2022] DiSparse: Disentangled Sparsification for Multitask Model Compression☆14Sep 6, 2022Updated 3 years ago
- ☆17Jun 13, 2022Updated 3 years ago
- An open-sourced PyTorch library for developing energy efficient multiplication-less models and applications.☆14Feb 3, 2025Updated last year
- ☆32Mar 31, 2025Updated 10 months ago
- CNN Accelerator in Frequency Domain☆12Feb 22, 2020Updated 5 years ago
- ☆35Mar 1, 2019Updated 6 years ago
- 第三届FPGA创新大赛-加速视觉处理小组☆16Nov 25, 2019Updated 6 years ago
- ☆16Jan 20, 2021Updated 5 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆282Dec 5, 2019Updated 6 years ago
- 🐆 A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration for *AdderNet*☆21May 27, 2024Updated last year
- ☆19Mar 17, 2021Updated 4 years ago
- ☆23Oct 7, 2021Updated 4 years ago
- TQT's pytorch implementation.☆21Dec 17, 2021Updated 4 years ago
- ☆19Aug 9, 2022Updated 3 years ago
- DAC System Design Contest 2020☆29Jun 11, 2020Updated 5 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆92May 25, 2019Updated 6 years ago
- Engineering Program on RTL Design for FPGA Accelerator☆33Aug 1, 2020Updated 5 years ago
- Code of paper "Model-Guided Deep Hyperspectral Image Super-resolution"☆28Mar 18, 2022Updated 3 years ago
- Official code of the paper "Learning to Reduce Information Bottleneck for Object Detection in Aerial Images"☆11Jul 31, 2023Updated 2 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Feb 17, 2021Updated 5 years ago
- Post-training sparsity-aware quantization☆34Feb 26, 2023Updated 2 years ago
- OPI5 open micro desk design.☆13Mar 6, 2023Updated 2 years ago
- Convolutional Channel-wise Competitive Learning for the Forward-Forward Algorithm. AAAI 2024☆11Jun 27, 2024Updated last year
- Face Verification Example with Flower / Federated Learning☆12Apr 3, 2023Updated 2 years ago
- HPA2021 solution (3rd place)☆10Oct 13, 2021Updated 4 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆40May 17, 2022Updated 3 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆438Dec 2, 2019Updated 6 years ago
- Training wide residual networks for deployment using a single bit for each weight - Official Code Repository for ICLR 2018 Published Pape…☆36May 27, 2020Updated 5 years ago