XduDavid / XianKingLinks
Traffic-Sign-Reognition
☆12Updated 4 years ago
Alternatives and similar repositories for XianKing
Users that are interested in XianKing are comparing it to the libraries listed below
Sorting:
- First lesson for you to use DNNDK, also it can be helpful for your AI learning☆75Updated last year
- Light-weighted neural network inference for object detection on small-scale FPGA board☆92Updated 6 years ago
- Face recognition, computer vision, deep learning, PYNQ, Movidius NCS☆60Updated 6 years ago
- it is a set for all the respository of the project.☆97Updated 6 years ago
- hls code zynq 7020 pynq z2 CNN☆83Updated 6 years ago
- YOLO example implementation using Intuitus CNN accelerator on ZYBO ZYNQ-7000 FPGA board☆21Updated 4 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆113Updated 4 years ago
- XJTU-Tripler is based on HiPU100, an FPGA-friendly DNN accelerator, developed by CAG, Institute of AI & Robotics, XJTU.☆186Updated last year
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Updated 6 years ago
- ☆47Updated 7 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆73Updated 7 years ago
- ☆38Updated 6 years ago
- ☆241Updated 3 years ago
- using xilinx xc6slx45 to implement mnist net☆83Updated 7 years ago
- A DNN Accelerator implemented with RTL.☆67Updated 7 months ago
- An Open Source Deep Learning Inference Engine Based on FPGA☆159Updated 4 years ago
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆354Updated last year
- MTCNN with convolution reprogramed in c☆14Updated 6 years ago
- This project implemented an unoptimized simple convolutional neural network in ZYNQ's PL and realized data transmission through axidma dr…☆12Updated 7 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆89Updated 6 years ago
- This is an open CNN accelerator for everyone to use☆14Updated 6 years ago
- A real time Histogram of Oriented Gradients Implementation on FPGA☆32Updated 7 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆46Updated 5 years ago
- 中文:☆101Updated 5 years ago
- Free TPU for FPGA with compiler supporting Pytorch/Caffe/Darknet/NCNN. An AI processor for using Xilinx FPGA to solve image classificatio…☆262Updated 2 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- This repo has codes for hardware accelerator design for CNNs using high level synthesis from Altera.☆14Updated 7 years ago
- 2019 SEU-Xilinx Summer School☆49Updated 6 years ago
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆37Updated 4 years ago