An OpenCL-Based FPGA Accelerator for Compressed YOLOv2
☆39May 27, 2021Updated 4 years ago
Alternatives and similar repositories for PipeCNN_Winograd
Users that are interested in PipeCNN_Winograd are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- OpenCL HLS based CNN Accelerator on Intel DE10 Nano FPGA.☆81Oct 3, 2023Updated 2 years ago
- ☆17Feb 13, 2021Updated 5 years ago
- Neural Network Quantization With Fractional Bit-widths☆11Feb 19, 2021Updated 5 years ago
- An OpenCL-based FPGA Accelerator for Convolutional Neural Networks☆1,370Feb 14, 2022Updated 4 years ago
- CNN Accelerator in Frequency Domain☆12Feb 22, 2020Updated 6 years ago
- This repository is an excuse to learn about Convolutional Neural Networks by implementing one in FPGA. The main goal is to learn, and to …☆12Jul 12, 2020Updated 5 years ago
- ☆33Sep 17, 2021Updated 4 years ago
- An Open Source Deep Learning Inference Engine Based on FPGA☆163Jan 29, 2021Updated 5 years ago
- An HLS based winograd systolic CNN accelerator☆54Jul 18, 2021Updated 4 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Apr 10, 2020Updated 5 years ago
- [TCAD 2021] Block Convolution: Towards Memory-Efficient Inference of Large-Scale CNNs on FPGA☆17Jul 7, 2022Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Apr 4, 2022Updated 3 years ago
- ☆19Mar 21, 2023Updated 3 years ago
- Squeezenet V1.1 on Cyclone V SoC-FPGA at 450ms/image, 20x faster than ARM A9 processor alone. A project for 2017 Innovate FPGA design con…☆115Jun 27, 2018Updated 7 years ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆12May 3, 2024Updated last year
- Efficient Sparse-Winograd Convolutional Neural Networks (ICLR 2018)☆193May 7, 2019Updated 6 years ago
- This repo has codes for hardware accelerator design for CNNs using high level synthesis from Altera.☆14Dec 18, 2017Updated 8 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆114Feb 22, 2021Updated 5 years ago
- A DNN Accelerator implemented with RTL.☆69Jan 9, 2025Updated last year
- A library for lattice-based homomorphic encryption in Go☆14May 15, 2022Updated 3 years ago
- ☆20Jan 31, 2026Updated last month
- ☆16Oct 29, 2021Updated 4 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆116Jun 24, 2017Updated 8 years ago
- ☆244Jun 21, 2022Updated 3 years ago
- Codes to implement MobileNet V2 in a FPGA☆30Dec 21, 2020Updated 5 years ago
- A Convolutional Neural Network (CNN) hardware accelerator for image recognition☆14Jul 14, 2019Updated 6 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Jul 8, 2020Updated 5 years ago
- Chisel3 implementation of IEEE-754 compliant floating point data type (logic & representation)☆11Dec 16, 2019Updated 6 years ago
- ☆72Feb 16, 2023Updated 3 years ago
- ☆22Oct 26, 2022Updated 3 years ago
- Stereo vision core implemented on an FPGA using HLS☆12Apr 12, 2013Updated 12 years ago
- VexRiscv-SMP integration test with LiteX.☆25Nov 16, 2020Updated 5 years ago
- The CNN architecture elements implemented with RTL approach in VHDL.☆16May 9, 2019Updated 6 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆149Dec 25, 2019Updated 6 years ago
- ChipScope / ILA using XVC (XIlinx Virtual Cable Over PCIe) with a PR (Partial Reconfiguration) design Example.☆14Jun 1, 2017Updated 8 years ago
- A CNN accelerator design inspired by MIT Eyeriss project☆20Aug 14, 2021Updated 4 years ago
- The second place winner for DAC-SDC 2020☆100Apr 23, 2022Updated 3 years ago
- ☆19Dec 19, 2018Updated 7 years ago
- HLS implementation of cuckoo hashing. Refer to paper : https://ieeexplore.ieee.org/document/7577355/☆14Dec 4, 2018Updated 7 years ago