williamyang4978 / PipeCNN_Winograd
An OpenCL-Based FPGA Accelerator for Compressed YOLOv2
☆37Updated 3 years ago
Alternatives and similar repositories for PipeCNN_Winograd:
Users that are interested in PipeCNN_Winograd are comparing it to the libraries listed below
- The second place winner for DAC-SDC 2020☆97Updated 2 years ago
- A DNN Accelerator implemented with RTL.☆63Updated 2 months ago
- Designs for finalist teams of the DAC System Design Contest☆36Updated 4 years ago
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆31Updated 5 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆49Updated 6 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆30Updated 5 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆111Updated 4 years ago
- ☆44Updated 6 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Updated 5 years ago
- Codes to implement MobileNet V2 in a FPGA☆24Updated 4 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 5 years ago
- Deploy CNN accelerator in embedded OS using SDSOC and Xilinx Ultrascale+ ZCU102 platform.☆25Updated 6 years ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- A CNN accelerator design inspired by MIT Eyeriss project☆17Updated 3 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆46Updated 4 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆37Updated 5 years ago
- ☆63Updated 6 years ago
- ☆70Updated 4 years ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆56Updated 3 years ago
- ☆26Updated 2 years ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆14Updated 5 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆91Updated 3 years ago
- FPGA/AES/LeNet/VGG16☆95Updated 6 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆22Updated 3 years ago
- 2020 xilinx summer school☆17Updated 4 years ago